UPD75P4308GS datasheet(36/60 Pages) NEC

36 / 60 page

µPD75P4308

DC Characteristics (TA = –40 to +85˚C, VDD = 1.8 to 5.5 V)

Parameter

Symbol

Conditions

MIN.

TYP.

MAX.

Unit

Low-level

IOL

Per pin

output current

Total for all pins

150

High-level input

VIH1

Ports 2, 3, 8

2.7 V

≤ VDD ≤ 5.5 V 0.7 VDD

VDD

voltage

1.8 V

≤ VDD < 2.7 V 0.9 VDD

VDD

VIH2

Ports 0, 1, 6, 7, RESET

2.7 V

≤ VDD ≤ 5.5 V 0.8 VDD

VDD

1.8 V

≤ VDD < 2.7 V 0.9 VDD

VDD

VIH3

Port 5

2.7 V

≤ VDD ≤ 5.5 V 0.7 VDD

(N-ch open-drain)

1.8 V

≤ VDD < 2.7 V 0.9 VDD

VIH4

VDD–0.1

VDD

Low-level input

VIL1

Ports 2, 3, 5, 8

2.7 V

≤ VDD ≤ 5.5 V

0.3 VDD

voltage

1.8 V

≤ VDD < 2.7 V

0.1 VDD

VIL2

Ports 0, 1, 6, 7, RESET

2.7 V

≤ VDD ≤ 5.5 V

0.2 VDD

1.8 V

≤ VDD < 2.7 V

0.1 VDD

VIL3

0.1

High-level output

VOH

SCK, SO, Ports 2, 3, 6 to 8

IOH = –1 mA

VDD–0.5

voltage

Low-level output

VOL1

SCK, SO, Ports 2, 3, 5 to 8

IOL = 15 mA,

0.2

2.0

voltage

VDD = 5.0 V

± 10 %

IOL = 1.6 mA

0.4

VOL2

SB0

N-ch open-drain

0.2 VDD

Pull-up resistor

≥ 1 kΩ

High-level input

ILIH1

VI = VDD

Pins other than port 5 and X1

µA

leakage current

ILIH2

µA

ILIH3

VI = 13 V

Port 5 (N-ch open-drain)

µA

Low-level input

ILIL1

VI = 0 V

Pins other than port 5 and X1

–3

µA

leakage current

ILIL2

–20

µA

ILIL3

Port 5 (N-ch open-drain)

–3

µA

Other than the input instruction

execution time

–30

µA

VDD = 5.0 V

–10

–27

µA

VDD = 3.0 V

–3

–8

µA

Port 5

(N-ch open-drain)

At the input

instruction

execution time

UPD75P4308GS Datasheet(PDF) 36 Page - NEC

UPD75P4308GS Datasheet(HTML) 36 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Datasheet Download

Link URL