SAFC504 datasheet(51/71 Pages) INFINEON

51 / 71 page

C504

Data Sheet

2000-05

Notes:

1) Capacitive loading on Ports 0 and 2 may cause spurious noise pulses to be superimposed on the

OL of ALE

and Port 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these

pins make 1-to-0 transitions during bus operation. In the worst case (capacitive loading > 100 pF), the noise

pulse on ALE line may exceed 0.8 V. In such cases, it may be desirable to qualify ALE with a Schmitt-trigger,

or use an address latch with a Schmitt-trigger strobe input.

2) Capacitive loading on Ports 0 and 2 may cause the

OH on ALE and PSEN to momentarily fall below the

0.9

DD specification when the address lines are stabilizing.

PD (power-down mode) is measured under following conditions:

EA =Port 0=

DD; RESET = VSS ; XTAL2 = N.C.; XTAL1 = VSS; VAGND = VSS; all other pins are disconnected.

DD (active mode) is measured with:

XTAL1 driven with

CLCH, tCHCL = 5 ns, VIL = VSS +0.5 V, VIH = VDD – 0.5 V; XTAL2 = N.C.;

EA = Port 0 = Port 1 = RESET =

DD; all other pins are disconnected. IDD would be slightly higher if a crystal

oscillator is used (appr. 1 mA).

DD (idle mode) is measured with all output pins disconnected and with all peripherals disabled;

XTAL1 driven with

CLCH, tCHCL = 5 ns, VIL = VSS +0.5 V, VIH = VDD – 0.5 V; XTAL2 = N.C.;

RESET = EA =

SS; Port 0 = VDD; all other pins are disconnected;

6) Overload conditions occur if the standard operating conditions are exceeded, i.e. the voltage on any pin

exceeds the specified range (i.e.

OV > VDD + 0.5 V or VOV < VSS – 0.5 V). The supply voltage VDD and VSS

must remain within the specified limits. The absolute sum of input currents on all port pins may not exceed

50 mA.

7) Not 100 % tested, guaranteed by design characterization.

8) The typical

DD values are periodically measured at T

A = + 25 °C and VDD = 5 V but not 100% tested.

9) The maximum

DD values are measured under worst case conditions (TA = 0°C or –40°C and VDD =5.5 V)

10)This

PP specification is valid for devices with version byte 2 = 02H or higher. Devices with version byte 2

= 01H must be programmed with

PP =12V ± 5%.

11)For the C504-2E ES-AA-step the

IH min. for EA is 0.8 VDD.

SAFC504 Datasheet(PDF) 51 Page - Infineon Technologies AG

SAFC504 Datasheet(HTML) 51 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

Datasheet Download

Link URL