Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SAFC504 Datasheet(PDF) 54 Page - Infineon Technologies AG

Part # SAFC504
Description  8-Bit Single-Chip Microcontroller
PDF  71 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

SAFC504 Datasheet(HTML) 54 Page - Infineon Technologies AG

Back Button SAFC504 Datasheet HTML 50Page - Infineon Technologies AG SAFC504 Datasheet HTML 51Page - Infineon Technologies AG SAFC504 Datasheet HTML 52Page - Infineon Technologies AG SAFC504 Datasheet HTML 53Page - Infineon Technologies AG SAFC504 Datasheet HTML 54Page - Infineon Technologies AG SAFC504 Datasheet HTML 55Page - Infineon Technologies AG SAFC504 Datasheet HTML 56Page - Infineon Technologies AG SAFC504 Datasheet HTML 57Page - Infineon Technologies AG SAFC504 Datasheet HTML 58Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 54 / 71 page
background image
C504
Data Sheet
50
2000-05
Further timing conditions:
t
ADC min = 500 ns
t
IN = 2/fOSC = 2 tCLCL
Notes:
1)
V
AIN may exceed VAGND or VAREF up to the absolute maximum ratings. However, the conversion result in these
cases will be X000
H or X3FFH, respectively.
2) During the sample time, the input capacitance C
AIN can be charged/discharged by the external source. The
internal resistance of the analog source must allow the capacitance to reach their final voltage level within
t
S.
After the end of the sample time
t
S, changes of the analog input voltage have no effect on the conversion result.
3) This parameter includes the sample time
t
S, the time for determining the digital result and the time for the
calibration. Values for the conversion clock
t
ADC depend on programming and can be taken from the table on
the previous page.
4)
T
UE is tested at VAREF = 5.0 V, VAGND = 0 V, VDD = 4.9 V. It is guaranteed by design characterization for all other
voltages within the defined voltage range.
If an overload condition occurs on maximum 2 not selected analog input pins and the absolute sum of input
overload currents on all analog input pins does not exceed 10 mA, an additional conversion error of 1/2 LSB
is permissible.
5) During the conversion, the ADC’s capacitance must be repeatedly charged or discharged. The internal
resistance of the reference source must allow the capacitance to reach their final voltage level within the
indicated time. The maximum internal resistance results from the programmed conversion timing.
6) Not 100% tested, but guaranteed by design characterization.
Clock Calculation Table
Clock Prescaler
Ratio
ADCL1, 0
t
ADC
t
S
t
ADCC
÷ 32
1
1
32
× t
IN
64
× t
IN
384
× t
IN
÷ 16
1
0
16
× t
IN
32
× t
IN
192
× t
IN
÷ 80
1
8
× t
IN
16
× t
IN
96
× t
IN
÷ 40
0
4
× t
IN
8
× t
IN
48
× t
IN



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com