UT700 datasheet(25/46 Pages) AEROFLEX

25 / 46 page

36-00-00-000

Ver. 1.3.1

Aeroflex Microelectronics Solutions - HiRel

4.0 Timing Specifications

4.1 Power Sequencing and Reset

(VDD = 3.3V + 0.3V; VDDC = 1.2V + 0.1V; TC = -55

oC to 105oC)

Notes:

1. Guaranteed by design.

Symbol

Description

Conditions

Min

Max

Units

tVCD

VDD valid to VDDC delay

VDD > 3.0V; VDDC > 1.1V

tVHBZ

VDD valid to control signals high-z

(WRITE, OE, IOS, ROMS[1:0], RWE[3:0],

RAMOE [4:0], READ SDWE, and

SDCS[1:0])

VDD valid to outputs high-z

([DATA[31:0], CB[15:0], and GPIO[15:0])

VDD > 1.5V; VDDC = 0V

tCLK

tCHBV

VDDC valid to control signals valid-inactive

(WRITE, OE, IOS, ROMS[1:0], RWE[3:0],

RAMOE [4:0], READ SDWE, and

SDCS[1:0])

VDD > 3.0V; VDDC > 1.1V

tCLK

tRESET1

VDDC valid to RESET deassert

VDDC > 1.1V

tCLK

tRESET2

RESET deasserted to outputs valid-active

(ROMS[0] and OE)

tCLK

tRESET3

RESET asserted to control signals valid-

inactive

(WRITE, OE, IOS, ROMS[1:0], RWE[3:0],

RAMOE [4:0], READ SDWE, and

SDCS[1:0])

RESET asserted to outputs high-z

(DATA[31:0], CB[15:0], and GPIO[15:0])

tCLK

UT700 Datasheet(PDF) 25 Page - Aeroflex Circuit Technology

UT700 Datasheet(HTML) 25 Page - Aeroflex Circuit Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46

Datasheet Download

Link URL