AT90LS4433 datasheet(87/126 Pages) ATMEL

87 / 126 page

AT90S/LS4433

1042H–AVR–04/03

Enter Programming Mode

The following algorithm puts the device in Parallel Programming mode:

Apply supply voltage according to Table 29, between V

CC and GND.

Set the RESET and BS pin to “0” and wait at least 100 ns.

Apply 11.5 - 12.5V to RESET. Any activity on BS within 100 ns after +12V has

been applied to RESET will cause the device to fail entering Programming mode.

Table 30. Pin Name Mapping

Signal Name in

Programming Mode

Pin Name

I/O

Function

RDY/BSY

PD1

0: Device is busy programming, 1: Device is

ready for new command

PD2

Output Enable (active low)

PD3

Write Pulse (active low)

PD4

Byte Select (“0” selects Low Byte, “1”

selects High Byte)

XA0

PD5

XTAL Action Bit 0

XA1

PD6

XTAL Action Bit 1

DATA

PC1 - 0, PB5 - 0

I/O

Bi-directional Data Bus (output when OE is

low)

Table 31. XA1 and XA0 Coding

XA1

XA0

Action when XTAL1 is Pulsed

Load Flash or EEPROM Address (high or low address byte determined by BS)

Load Data (high or low data byte for Flash determined by BS)

Load Command

No Action, Idle

Table 32. Command Byte Bit Coding

Command Byte

Command Executed

1000 0000

Chip Erase

0100 0000

Write Fuse Bits

0010 0000

Write Lock Bits

0001 0000

Write Flash

0001 0001

Write EEPROM

0000 1000

Read Signature Bytes

0000 0100

Read Fuse and Lock Bits

0000 0010

Read Flash

0000 0011

Read EEPROM

AT90LS4433 Datasheet(PDF) 87 Page - ATMEL Corporation

AT90LS4433 Datasheet(HTML) 87 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL