UPD720122 datasheet(12/82 Pages) NEC

12 / 82 page

Data Sheet S16685EJ2V0DS

µPD720122

Terms Used in Recommended Operating Range

Parameter

Symbol

Meaning

Power supply voltage

VDD

Indicates the voltage range for normal logic operations occur when VSS = 0 V.

High-level input voltage

VIH

Indicates the voltage, which is applied to the input pins of the device, is the voltage

indicates that the high level states for normal operation of the input buffer.

* If a voltage that is equal to or greater than the “Min.” value is applied, the input

voltage is guaranteed as high level voltage.

Low-level input voltage

VIL

Indicates the voltage, which is applied to the input pins of the device, is the voltage

indicates that the low level states for normal operation of the input buffer.

* If a voltage that is equal to or lesser than the “Max.” value is applied, the input

voltage is guaranteed as low level voltage.

Hysteresys voltage

Indicates the differential between the positive trigger voltage and the negative trigger

voltage.

Input rise time

tri

Indicates allowable input rise time to input pins. Input rise time is transition time from

0.1

× VDD to 0.9 × VDD.

Input fall time

tfi

Indicates allowable input fall time to input pins. Input fall time is transition time from

0.9

× VDD to 0.1 × VDD.

Terms Used in DC Characteristics

Parameter

Symbol

Meaning

Off-state output leakage

current

IOZ

Indicates the current that flows from the power supply pins when the rated power

supply voltage is applied when a 3-state output has high impedance.

Output short circuit current

IOS

Indicates the current that flows when the output pin is shorted (to GND pins) when

output is at high-level.

Input leakage current

Indicates the current that flows when the input voltage is supplied to the input pin.

Low-level output current

IOL

Indicates the current that flows to the output pins when the rated low-level output

voltage is being applied.

High-level output current

IOH

Indicates the current that flows from the output pins when the rated high-level output

voltage is being applied.

UPD720122 Datasheet(PDF) 12 Page - NEC

UPD720122 Datasheet(HTML) 12 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

Datasheet Download

Link URL