| Electronic Components Datasheet Search |
|
STSPIN32F0 Datasheet(PDF) 19 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STSPIN32F0 Datasheet(HTML) 19 Page - STMicroelectronics |
|
19 / 40 page ![]() DocID029806 Rev 2 19/40 STSPIN32F0 Device description 40 6 Device description The STSPIN32F0 is a System-In-Package providing an integrated solution suitable for driving the three-phase BLDC motor with Hall-effect sensors. The device will be developed in the BCD8s (0.18 µm) technology. 6.1 UVLO and thermal protections Table 9 summarizes the UVLO and OT protection management. Figure 5. Gate drivers' outputs characteristics in UVLO conditions Table 9. UVLO and OT protection management Block VM UVLO VDD UVLO VREG12 UVLO VBOOT UVLO Lin. Reg OT DC/DC Reg OT DC/DC regulator - - - - - OFF Linear regulator OFF OFF - - OFF - Op amps and OC comp OFF OFF - - - - HSU, HSV, HSW output LOW LOW LOW(1) LOW(1), (2) -- LSU, LSV, LSW output LOW LOW LOW(1) -- - 1. The N-channel of the gate driver is turned ON with all the available supply voltage, refer to Figure 5. 2. Only the high-side gate driver in which the UVLO condition is detected (e.g. UVLO on VBOOTU causes the HSU turning off). |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |