| Electronic Components Datasheet Search |
|
STSPIN32F0 Datasheet(PDF) 21 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STSPIN32F0 Datasheet(HTML) 21 Page - STMicroelectronics |
|
21 / 40 page ![]() DocID029806 Rev 2 21/40 STSPIN32F0 Device description 40 If the failure event occurs on the SW pin and the IOVC threshold is reached the regulator is latched off. To restart the DC/DC regulator a power-down and power-up cycle of device supply voltage (VM) is mandatory. If the failure event occurs on the regulator output (VDDA pin) and the voltage goes below the UVLO threshold (VDDOff), the regulator restarts with a new soft-start sequence until the OC condition is removed. In this case the current in the coil is limited by ISW.peak. The DC/DC regulator embeds a thermal protection as described in Section 6.1.2. Figure 7. DC/DC buck regulator topology Figure 8. Soft-start timing |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |