| Electronic Components Datasheet Search |
|
WM8255 Datasheet(PDF) 18 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
WM8255 Datasheet(HTML) 18 Page - Cirrus Logic |
|
18 / 49 page ![]() Production Data WM8255 w PD, Rev 4.7, August 2013 18 OUTPUT FORMATS The digital data output from the ADC is available in a 4-bit wide multiplexed. Latency of valid output data with respect to VSMP is programmable by writing to control bits DEL[1:0]. The latency is shown in the Operating Mode Timing Diagrams section. Figure 11 shows the output data formats for all modes. Table 2 summarises the output data obtained for each format. Figure 11 Output Data Formats (4 bit - Modes 1 & 3, 2 bit – Mode 1 ) OUTPUT FORMAT OUTPUT PINS OUTPUT 4+4+4+4-bit (nibble) OP[3:0] A = d15, d14, d13, d12 B = d11, d10, d9, d8 C = d7, d6, d5, d4 D = d3, d2, d1, d0 2+2+2+2+2+2+2+2-bit OP[1:0] A = d15, d14 B = d13, d12 C = d11, d10 D = d9 , d8 E = d7 , d6 F = d5 , d4 G = d3 , d2 H = d1, d0 Table 2 Details of Output Data Shown in Figure 11 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |