Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

AXP288D Datasheet(PDF) 95 Page - Shenzhen X-Powers Technology Co ., Ltd

Part # AXP288D
Description  PMIC Optimized For Multi-Core High-Performance System
PDF  110 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  XPOWER [Shenzhen X-Powers Technology Co ., Ltd]
Direct Link  http://www.x-powers.com/en.php/Index/index
Logo XPOWER - Shenzhen X-Powers Technology Co ., Ltd

AXP288D Datasheet(HTML) 95 Page - Shenzhen X-Powers Technology Co ., Ltd

Back Button AXP288D Datasheet HTML 91Page - Shenzhen X-Powers Technology Co ., Ltd AXP288D Datasheet HTML 92Page - Shenzhen X-Powers Technology Co ., Ltd AXP288D Datasheet HTML 93Page - Shenzhen X-Powers Technology Co ., Ltd AXP288D Datasheet HTML 94Page - Shenzhen X-Powers Technology Co ., Ltd AXP288D Datasheet HTML 95Page - Shenzhen X-Powers Technology Co ., Ltd AXP288D Datasheet HTML 96Page - Shenzhen X-Powers Technology Co ., Ltd AXP288D Datasheet HTML 97Page - Shenzhen X-Powers Technology Co ., Ltd AXP288D Datasheet HTML 98Page - Shenzhen X-Powers Technology Co ., Ltd AXP288D Datasheet HTML 99Page - Shenzhen X-Powers Technology Co ., Ltd Next Button
Zoom Inzoom in Zoom Outzoom out
 95 / 110 page
background image
AXP288
PMIC Optimized For Multi-Core High-Performance System
AXP288 Datasheet V1.06
Copyright © 2014 X-Powers Limited. All Rights Reserved.
95
1
GPIO1 Pull down control in digital input mode
0: off
1: on
RW
0
0
GPIO0 Pull down control in digital input mode
0: off
1: on
RW
0
REG 9AH: Run time Sleep power up sequence 1
Default：00H
Reset: System reset
Table 10-84
Bit
Description
R/W
Default
7-5
When BUCK2 controlled by SLP_S0IX_B, the power up sequence setting bit2-0
000-100:5 steps
RW
000
4-2
When BUCK3 controlled by SLP_S0IX_B, the power up sequence setting bit2-0
000-100:5 steps
RW
000
1-0
When BUCK1 controlled by SLP_S0IX_B, the power up sequence setting bit2-1
000-100:5 steps
RW
00
REG 9BH: Run time Sleep power up sequence 2
Default：00H
Reset: System reset
Table 10-85
Bit
Description
R/W
Default
7
When BUCK1 controlled by SLP_S0IX_B, the power up sequence setting bit0
RW
0
6-4
When BUCK5 controlled by SLP_S0IX_B, the power up sequence setting bit2-0
000-100:5 steps
RW
000
3-1
When FLDO1 controlled by SLP_S0IX_B, the power up sequence setting bit2-0
000-100:5 steps
RW
000
0
When BUCK2 controlled by SLP_S0IX_B, the power down sequence setting bit2
RW
0
REG 9CH: Run time Sleep power down sequence 1
Default：00H
Reset: System reset
Table 10-86



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com