Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AXP288D Datasheet(PDF) 37 Page - Shenzhen X-Powers Technology Co ., Ltd

Part # AXP288D
Description  PMIC Optimized For Multi-Core High-Performance System
PDF  110 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  XPOWER [Shenzhen X-Powers Technology Co ., Ltd]
Direct Link  http://www.x-powers.com/en.php/Index/index
Logo XPOWER - Shenzhen X-Powers Technology Co ., Ltd

AXP288D Datasheet(HTML) 37 Page - Shenzhen X-Powers Technology Co ., Ltd

Back Button AXP288D Datasheet HTML 33Page - Shenzhen X-Powers Technology Co ., Ltd AXP288D Datasheet HTML 34Page - Shenzhen X-Powers Technology Co ., Ltd AXP288D Datasheet HTML 35Page - Shenzhen X-Powers Technology Co ., Ltd AXP288D Datasheet HTML 36Page - Shenzhen X-Powers Technology Co ., Ltd AXP288D Datasheet HTML 37Page - Shenzhen X-Powers Technology Co ., Ltd AXP288D Datasheet HTML 38Page - Shenzhen X-Powers Technology Co ., Ltd AXP288D Datasheet HTML 39Page - Shenzhen X-Powers Technology Co ., Ltd AXP288D Datasheet HTML 40Page - Shenzhen X-Powers Technology Co ., Ltd AXP288D Datasheet HTML 41Page - Shenzhen X-Powers Technology Co ., Ltd Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 110 page
background image
AXP288
PMIC Optimized For Multi-Core High-Performance System
AXP288 Datasheet V1.06
Copyright © 2014 X-Powers Limited. All Rights Reserved.
37
BYT and CHT SoC Initiated Cold Reset
T0
Cold Off
Sequence
Cold boot
Sequence
Re-boot if CLDRSTEN=1
Figure 9-11
Table 9-10
Cold Reset scenario 2:
The diagram below shows the second special case of a cold reset being enabled based on a global reset and the PMIC register
bit being set.
T0
Continue Cold Off
Sequence ignoring
SUSPWRDNACK signal
Global Reset sequence turned into Cold Reset Sequence
PLTRST_B
SLP_S0IX_B
Signals from SoC
COLDRESETEN1 = 1
Cold boot
Sequence
starts
Figure 9-12
Table 9-11
Parameter
Description
Min
Typical
Max
Units
T0
Time delay between power down
complete and power up start
50
ms
Parameter
Description
Min
Typical
Max
Units
T0
Time delay between power down
complete and power up start
50
ms



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com