| Electronic Components Datasheet Search |
|
AXP288D Datasheet(PDF) 12 Page - Shenzhen X-Powers Technology Co ., Ltd |
|
|
|||||||||||||||||||||||||||||
AXP288D Datasheet(HTML) 12 Page - Shenzhen X-Powers Technology Co ., Ltd |
|
12 / 110 page ![]() AXP288 PMIC Optimized For Multi-Core High-Performance System AXP288 Datasheet V1.06 Copyright © 2014 X-Powers Limited. All Rights Reserved. 12 N um Name Type Condition Description 53 VCC_RTC O Output pin of VCC_RTC 54 VINT PO Internal logic power, 1.8V 55 VBUS PI VBUS input, must tied to pin 61 56 SLP_S0IX_B I SOC sleep signal, SLP_S0IX_B is an active low dedicated input signal from the SOC that indicates S0IX state entry upon assertion (SLP_S0IX=LOW) and exit upon de-assertion (SLP_S0IX_B=HIGH). Typically, the logic high level is 1.5V, and the logic low level is 0.5V. 57 N_BATDRV O BAT to PS extern PMOS driver 58 CHGLED O Charger status indication 59 IPSOUT PO System power source 60 IPSOUT PO System power source 61 VBUS PI VBUS input, must tied to pin 55 62 PWRON I Power On-Off key input,Internal 100k pull high to VINT pin 63 SUSPWRDACK I Power down signal, SUSPWRDACK is an active high dedicated input signal from the SOC that tells the PMIC to turn off all rails but RTC. Typically, the logic high level is 1.5V, and the logic low level is 0.5V. 64 IRQ O 10KΩ Pull High Interrupt output, open drain output, need a 10KΩ Pull High 65 PLTRST_B I Reset signal from SOC to PMIC. Typically, the logic high level is 1.5V, and the logic low level is 0.5V. 66 BUCK4SET I Setting BUCK4 default Output Voltage, this pin must tied to GND/VINT or floating. 67 LOADSENSE I PWM Charger Current Sense Resistance Positive Input 68 BATSENSE I PWM Charger Current Sense Resistance Negative Input 69 LX_CHG IO Inductor Pin for PWM Charger 70 VIN_CHG I Charger input source 71 LX2 IO Inductor Pin for BUCK2 72 VIN2 PI BUCK2 input source 73 BUCK2 I Feedback to BUCK2 74 GND G GND for internal analog circuit 75 RSMRST_B O 10KΩ Pull High Power good pin, open drain output, need a 10KΩ Pull High. Resume reset output to SOC, de-asserted (=1) after ALDO3 is within 15% nominal voltage 76 ELDOIN PI ELDO input source 77 EP G Exposed pad, connected to system ground |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |