| Electronic Components Datasheet Search |
|
SC3200 Datasheet(PDF) 27 Page - Advanced Micro Devices |
|
|
|||||||||||||||||||||||||||||
SC3200 Datasheet(HTML) 27 Page - Advanced Micro Devices |
|
27 / 447 page ![]() AMD Geode™ SC3200 Processor Data Book 27 Signal Definitions Revision 5.1 3.1 Ball Assignments The SC3200 is highly configurable as illustrated in Figure 3-1 on page 25. Strap options and register programming are used to set various modes of operation and specific signals on specific balls. This section describes which sig- nals are available on which balls and provides configuration information: • Figure 3-2 on page 28 and Figure 3-3 on page 42: Illus- trations of EBGA and TEPBGA ball assignments. • Table 3-2 on page 29 and Table 3-4 on page 43: Lists signals according to ball number. Power Rail, Signal Type, Buffer Type and, where relevant, Pull-Up or Pull- Down resistors are indicated for each ball in this table. For multiplexed balls, the necessary configuration for each signal is listed as well. • Table 3-3 on page 38 and Table 3-5 on page 54: Quick reference signal list sorted alphabetically - listing all signal names and ball numbers.The tables in this chapter use several common abbreviations. Table 3-1 lists the mnemonics and their meanings Notes: 1) For each GPIO signal, there is an optional pull-up resistor on the relevant ball. After system reset, the pull-up is present. This pull-up resistor can be disabled via registers in the Core Logic module. The configuration is without regard to the selected ball function (except for GPIO12, GPIO13, and GPIO16). Alternate functions for GPIO12, GPIO13, and GPIO16 control pull-up resistors. For more information, see Section 6.4.1 "Bridge, GPIO, and LPC Registers - Function 0" on page 206. 2) Configuration settings listed in this table are with regard to the Pin Multiplexing Register (PMR). See Section 4.2 "Multiplexing, Interrupt Selection, and Base Address Registers" on page 88 for a detailed description of this register. Table 3-1. Signal Definitions Legend Mnemonic Definition A Analog AVSS Ground ball: Analog AVCC Power ball: Analog GCB General Configuration Block registers. Refer to Section 4.0 "General Configura- tion Block" on page 87. Location of the General Configuration Block cannot be determined by software. See the AMD Geode™ SC3200 Specifi- cation Update document. I Input ball I/O Bidirectional ball MCR[x] Miscellaneous Configuration Register Bit x: A register, located in the GCB. Refer to Section 4.1 "Configuration Block Addresses" on page 87 for further details. O Output ball OD Open-drain PD Pull-down PMR[x] Pin Multiplexing Register Bit x: A regis- ter, located in the GCB, used to config- ure balls with multiple functions. Refer to Section 4.1 "Configuration Block Addresses" on page 87 for further details. PU Pull-up TS TRI-STATE VCORE Power ball: 1.2V VIO Power ball: 3.3V VSS Ground ball # The # symbol in a signal name indicates that the active or asserted state occurs when the signal is at a low voltage level. Otherwise, the signal is asserted when at a high voltage level. / A / in a signal name indicates both func- tions are always enabled (i.e., cycle mul- tiplexed). + A + in signal name indicates the function is available on the ball, but that either strapping options or register program- ming is required to select the desired function. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |