Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AT25SF321 Datasheet(PDF) 30 Page - Dialog Semiconductor

Part # AT25SF321
Description  32-Mbit, 2.5V Minimum SPI Serial Flash Memory with Dual-I/O and Quad-IO Support
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DIALOG [Dialog Semiconductor]
Direct Link  http://www.dialog-semiconductor.com/
Logo DIALOG - Dialog Semiconductor

AT25SF321 Datasheet(HTML) 30 Page - Dialog Semiconductor

Back Button AT25SF321 Datasheet HTML 26Page - Dialog Semiconductor AT25SF321 Datasheet HTML 27Page - Dialog Semiconductor AT25SF321 Datasheet HTML 28Page - Dialog Semiconductor AT25SF321 Datasheet HTML 29Page - Dialog Semiconductor AT25SF321 Datasheet HTML 30Page - Dialog Semiconductor AT25SF321 Datasheet HTML 31Page - Dialog Semiconductor AT25SF321 Datasheet HTML 32Page - Dialog Semiconductor AT25SF321 Datasheet HTML 33Page - Dialog Semiconductor AT25SF321 Datasheet HTML 34Page - Dialog Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 48 page
background image
29
AT25SF321
DS-25SF321–047F–8/2017
The complete one byte or two bytes of data must be clocked into the device before the CS pin is deasserted, and the CS
pin must be deasserted on even byte boundaries (multiples of eight bits); otherwise, the device will abort the operation,
the state of the Status Register bits will not change, memory protection status will not change, and the WEL bit in the
Status Register will be reset back to the logical “0” state
Table 10-4. Write Status Register Format.
Figure 10-3. Write Status Register
10.3 Write Enable for Volatile Status Register (50h)
The non-volatile Status Register bits described in Table 10-1 and Table 10-2 can also be written to as volatile bits. During
power up reset, the non-volatile Status Register bits are copied to a volatile version of the Status Register that is used
during device operation. This gives more flexibility to change the system configuration and memory protection schemes
quickly without waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status Register non-
volatile bits.
To write the volatile version of the Status Register bits, the Write Enable for Volatile Status Register (50h) instruction
must be issued prior to each Write Status Registers (01h) instruction. Write Enable for Volatile Status Register instruction
will not set the Write Enable Latch bit. It is only valid for the next following Write Status Registers instruction, to change
the volatile Status Register bit values.
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
SRPO
SEC
TB
BP2
BP1
BP0
WEL
RDY/BSY
SI
SCK
SO
CS
MSB
23
1
0
00000001
67
5
410 11
9
819
17 18
16
Opcode
DDDD
Status Register In - Byte 1
MSB
23
21 22
20
14 15
13
12
DDDD
DDDD
Status Register In - Byte 2
DDDD
High-Impedance
Table 10-5. Write Status Register Byte 2
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
SUS
CMP
LB3
LB2
LB1
reserved
QE
SRP1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com