SPC572L64F2 datasheet(26/112 Pages) STMICROELECTRONICS

26 / 112 page

Electrical characteristics

SPC572Lx

26/112

DocID027866 Rev 5

Table 13 provides weak pull figures. Both pull-up and pull-down current specifications are

provided.

ILKG

Digital input leakage

4.5 V < VDD_HV <5.5 V

0.1*VDD_HV < VIN < 0.9*VDD_HV

TJ < 150 °C

——

µA

C4.5 V < VDD_HV <5.5 V

VSS_HV < VIN < VDD_HV

——

ILKG_MED

C Digital input leakage for

MEDIUM pad

4.5 V < VDD_HV <5.5 V

0.1*VDD_HV < VIN < 0.9*VDD_HV

——

500

CIN

D Digital input capacitance

GPIO input pins

—

Ethernet input pins

—

1. A good approximation for the variation of the minimum value with supply is given by formula VIHAUT =0.69×VDD_HV_IO.

2. A good approximation for the variation of the maximum value with supply is given by formula VILAUT =0.49×VDD_HV_IO.

3. Sum of VILAUT and VHYSAUT is guaranteed to remain above 2.6 V in the 4.5 V < VDD_HV_IO < 5.5 V. Production test done

with 2.06 V limit at cold, TJ <25 oC.

4. A good approximation of the variation of the minimum value with supply is given by formula VHYSAUT =0.11×VDD_HV_IO.

5. In a 1 ms period, assuming stable voltage and a temperature variation of ±30 °C, VIL/VIH shift is within ±50 mV. For SENT

requirement refer to NOTE on page 34.

6. Only for VDD_HV_IO_JTAG and VDD_HV_IO_ETH power segment. The TTL threshold are controlled by the VSIO bit.

VSIO[VSIO_xx] = 0 in the range 3.0 V < VDD_HV_IO < 4.0 V, VSIO[VSIO_xx] = 1 in the range 4.5 V < VDD_HV_IO <5.5 V.

7. For LFAST, microsecond bus and LVDS input characteristics, refer to dedicated communication module chapters.

8. Only for VDD_HV_IO_JTAG and VDD_HV_IO_ETH power segment.

Table 12. I/O input DC electrical characteristics (continued)

Symbol

Parameter

Conditions

Value

Unit

Min

Typ

Max

Table 13. I/O pull-up/pull-down DC electrical characteristics

Symbol

Parameter

Conditions

Value

Unit

Min

Typ Max

|IWPU|

Weak pull-up

current absolute

value(1)

VIN = 0 V

VDD_POR(2) < VDD_HV_IO

<3.0 V(3)(4)

10.6 * VDD_HV –

10.6

——

µA

VIN >VIL =1.1 V(TTL)

4.5 V < VDD_HV_IO <5.5 V

——

130

VIN = 0.69* VDD_HV_IO

4.5 V < VDD_HV_IO < 5.5 V

—

VIN = 0.49* VDD_HV_IO

4.5 V < VDD_HV_IO < 5.5 V

——

RWPU

Weak pull-up

resistance

0.49* VDD_HVIO <VIN <0.69*

VDD_HV_IO

4.5 V < VDD_HV_IO <5.5 V

—

SPC572L64F2 Datasheet(PDF) 26 Page - STMicroelectronics

SPC572L64F2 Datasheet(HTML) 26 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL