Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

LSM6DSV16BX Datasheet(PDF) 35 Page - STMicroelectronics

Part # LSM6DSV16BX
Description  iNEMO 3-axis accelerometer and 3-axis gyroscope: inertial module for UI and bone conduction with embedded machine learning core and Qvar specification
PDF  148 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

LSM6DSV16BX Datasheet(HTML) 35 Page - STMicroelectronics

Back Button LSM6DSV16BX Datasheet HTML 31Page - STMicroelectronics LSM6DSV16BX Datasheet HTML 32Page - STMicroelectronics LSM6DSV16BX Datasheet HTML 33Page - STMicroelectronics LSM6DSV16BX Datasheet HTML 34Page - STMicroelectronics LSM6DSV16BX Datasheet HTML 35Page - STMicroelectronics LSM6DSV16BX Datasheet HTML 36Page - STMicroelectronics LSM6DSV16BX Datasheet HTML 37Page - STMicroelectronics LSM6DSV16BX Datasheet HTML 38Page - STMicroelectronics LSM6DSV16BX Datasheet HTML 39Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 148 page
background image
6.4
Gyroscope power modes
In the LSM6DSV16BX, the gyroscope can be configured in four different operating modes: power-down mode,
sleep mode, low-power mode and high-performance mode.
The operating mode selected depends on the value of the OP_MODE_G_[2:0] bits in CTRL2 (11h).
If the value of the OP_MODE_G_[2:0] bits is 000 (default), high-performance mode is valid for all ODRs (from 7.5
Hz up to 7.68 kHz).
Low-power mode is available for lower ODRs (7.5 Hz, 15 Hz, 30 Hz, 60 Hz, 120 Hz, 240 Hz) and it is enabled by
setting the the OP_MODE_G_[2:0] bits to 101.
6.5
Analog hub functionality
The LSM6DSV16BX embeds an analog hub sensing functionality which is able to connect an analog input and
convert it to a digital signal for embedded processing.
In the LSM6DSV16BX, the analog hub has a dedicated channel that can be activated by setting the
AH_QVAR_EN bit and the AH_QVAR1_EN / AH_QVAR2_EN bits to 1 in the CTRL7 (16h) register.
The accelerometer sensor must be set in high-performance mode or in normal mode when the analog hub
channel is enabled.
The analog hub data-ready signal is represented by the AH_QVARDA bit of the STATUS_REG (1Eh) register.
This signal can be driven to the INT2 pin by setting the INT2_DRDY_AH_QVAR bit to 1 in the CTRL7 (16h)
register.
Analog hub data are available as a 16-bit word in two’s complement in the AH_QVAR_OUT_L (3Ah) and
AH_QVAR_OUT_H (3Bh) registers.
Analog signal data can be also processed by MLC/FSM logic.
The AH_QVAR_LPF bit in the CTRL9 (18h) register and the AH_QVAR_HPF bit in the CTRL8 (17h) register are
used to enable/disable, respectively, the embedded digital notch filter and the embedded digital high-pass filter
and to set the analog hub data rate and the overall bandwidth of the analog hub channel as shown in Table 20.
Analog hub data can be stored in FIFO (by setting the AH_QVAR_BATCH_EN bit to 1 in the
COUNTER_BDR_REG1 (0Bh) register) and can also be processed by MLC/FSM logic.
The equivalent input impedance of the analog hub buffers can be selected by properly setting the
AH_QVAR_C_ZIN_[1:0] bits in the CTRL7 (16h) register.
Finally, the AH_QVAR_SW bit in the CTRL7 (16h) register allows internally swapping the input connected to the
AH1/QVAR1 and AH2/QVAR2 pins.
6.6
Qvar functionality
The LSM6DSV16BX embeds a Qvar sensor which is able to detect electric charge variations in the proximity of
the external electrodes connected to the device.
In the LSM6DSV16BX, Qvar has a dedicated channel that can be activated by setting the AH_QVAR_EN bit and
the AH_QVAR1_EN / AH_QVAR2_EN bits to 1 in the CTRL7 (16h) register.
The accelerometer sensor must be set in high-performance mode when the Qvar channel is enabled.
The Qvar data-ready signal is represented by the AH_QVARDA bit of the STATUS_REG (1Eh) register. This
signal can be driven to the INT2 pin by setting the INT2_DRDY_AH_QVAR bit to 1 in the CTRL7 (16h) register.
Qvar data are available as a 16-bit word in two’s complement in the AH_QVAR_OUT_L (3Ah) and
AH_QVAR_OUT_H (3Bh) registers.
The AH_QVAR_LPF bit in the CTRL9 (18h) register and the AH_QVAR_HPF bit in the CTRL8 (17h) register are
used to enable/disable, respectively, the embedded digital notch filter and the embedded digital high-pass filter
and to set the Qvar data rate and the overall bandwidth of the Qvar channel as shown in Table 20.
LSM6DSV16BX
Gyroscope power modes
DS13771 - Rev 2
page 35/148



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com