Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

LSM6DSV16BX Datasheet(PDF) 36 Page - STMicroelectronics

Part # LSM6DSV16BX
Description  iNEMO 3-axis accelerometer and 3-axis gyroscope: inertial module for UI and bone conduction with embedded machine learning core and Qvar specification
PDF  148 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

LSM6DSV16BX Datasheet(HTML) 36 Page - STMicroelectronics

Back Button LSM6DSV16BX Datasheet HTML 32Page - STMicroelectronics LSM6DSV16BX Datasheet HTML 33Page - STMicroelectronics LSM6DSV16BX Datasheet HTML 34Page - STMicroelectronics LSM6DSV16BX Datasheet HTML 35Page - STMicroelectronics LSM6DSV16BX Datasheet HTML 36Page - STMicroelectronics LSM6DSV16BX Datasheet HTML 37Page - STMicroelectronics LSM6DSV16BX Datasheet HTML 38Page - STMicroelectronics LSM6DSV16BX Datasheet HTML 39Page - STMicroelectronics LSM6DSV16BX Datasheet HTML 40Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 148 page
background image
Table 20. Analog hub / Qvar channel ODR and bandwidth configuration
AH_QVAR_LPF
AH_QVAR_HPF
AH / Qvar ODR (typ.)(1)
AH / Qvar bandwidth (typ.) [low, high]
0
0
240 Hz
[0 Hz, 318 Hz]
0
1
240 Hz
[0.15 Hz, 318 Hz]
1
0
120 Hz
[0 Hz, 14.8 Hz](2)
1
1
120 Hz
[0.08 Hz, 14.8 Hz](2)
1. The analog hub / Qvar channel ODR is equal to 240 Hz if the notch filter is disabled, otherwise the ODR is equal to 120 Hz.
2. First -3 dB crossing point
Qvar data can be stored in FIFO (by setting the AH_QVAR_BATCH_EN bit to 1 in the COUNTER_BDR_REG1
(0Bh) register) and can also be processed by MLC/FSM logic.
The equivalent input impedance of the Qvar buffers can be selected by properly setting the
AH_QVAR_C_ZIN_[1:0] bits in the CTRL7 (16h) register.
Finally, the AN_QVAR_SW bit in the CTRL10 (19h) register allows internally swapping the input electrodes
connected to the AH1/QVAR1 and AH2/QVAR2 pins.
6.7
Block diagram of filters
Figure 23. Block diagram of filters
ADC1
ADC2
Low-Pass
Gyro UI
Low-Pass Qvar
dedicated filter
Low-Pass
TDM XL
Regs
array,
FIFO
interface
Interrupt
mng
TDM
interface
Voltage and current
references
Trimming circuit
and Test interface
Clock and phase
generator
Power
management
FTP
CS
SCL/SPC
SDA/SDI/SDO
SDO/SA0
WCLK
BCLK
TDMout
INT1
INT2
M
E
M
S
S
E
N
S
O
R
Low-Pass
UI XL
Gyro UI
front-end
XL UI/TDM
front-end
Temperature
sensor & Qvar
I2C/
/SPI
MIPI I3C®
ADC3
LSM6DSV16BX
Block diagram of filters
DS13771 - Rev 2
page 36/148



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com