STM32W108HB datasheet(186/278 Pages) STMICROELECTRONICS

186 / 278 page

General-purpose timers

STM32W108HB STM32W108CC STM32W108CB STM32W108CZ

186/278

Doc ID 16252 Rev 14

Using one timer to enable the other timer

In this example, the enable of Timer 2 is controlled with the output compare 1 of Timer 1.

Refer to Figure 45 for connections. Timer 2 counts on the divided internal clock only when

OC1REF of Timer 1 is high. Both counter clock frequencies are divided by 3 by the

prescaler compared to CK_INT (fCK_CNT = fCK_INT /3).

●

Configure Timer 1 in master mode to send its Output Compare Reference (OC1REF)

signal as trigger output (MMS = 100 in the TIM1_CR2 register).

●

Configure the Timer 1 OC1REF waveform (TIM1_CCMR1 register).

●

Configure Timer 2 to get the input trigger from Timer 1 (TS = 000 in the TIM2_SMCR

●

Configure Timer 2 in Gated mode (SMS = 101 in the TIM2_SMCR register).

●

Enable Timer 2 by writing 1 in the CEN bit (TIM2_CR1 register).

●

Start Timer 1 by writing 1 in the CEN bit (TIM1_CR1 register).

Note:

The counter 2 clock is not synchronized with counter 1, this mode only affects the Timer 2

counter enable signal.

Figure 46.

Gating Timer 2 with OC1REF of Timer 1

In the example in Figure 46, the Timer 2 counter and prescaler are not initialized before

being started. So they start counting from their current value. It is possible to start from a

given value by resetting both timers before starting Timer 1, then writing the desired value in

the timer counters. The timers can easily be reset by software using the UG bit in the

TIMx_EGR registers.

TIE

Write TIE=0

3045

3047

3048

CK_INT

TIMER1-OC1REF

TIM1-CNT

TIM2-CNT

3046

STM32W108HB Datasheet(PDF) 186 Page - STMicroelectronics

STM32W108HB Datasheet(HTML) 186 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL