Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MPC850 Datasheet(PDF) 37 Page - Freescale Semiconductor, Inc

Part # MPC850
Description  PowerQUICC™ Integrated Communications Processor Hardware Specifications
PDF  72 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC850 Datasheet(HTML) 37 Page - Freescale Semiconductor, Inc

Back Button MPC850 Datasheet HTML 33Page - Freescale Semiconductor, Inc MPC850 Datasheet HTML 34Page - Freescale Semiconductor, Inc MPC850 Datasheet HTML 35Page - Freescale Semiconductor, Inc MPC850 Datasheet HTML 36Page - Freescale Semiconductor, Inc MPC850 Datasheet HTML 37Page - Freescale Semiconductor, Inc MPC850 Datasheet HTML 38Page - Freescale Semiconductor, Inc MPC850 Datasheet HTML 39Page - Freescale Semiconductor, Inc MPC850 Datasheet HTML 40Page - Freescale Semiconductor, Inc MPC850 Datasheet HTML 41Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 72 page
background image
MPC850 PowerQUICC™ Integrated Communications Processor Hardware Specifications, Rev. 2
Freescale Semiconductor
37
Bus Signal Timing
Table 11 shows the reset timing for the MPC850.
Table 11. Reset Timing
Num
Characteristic
50 MHz
66MHz
80 MHz
FFACTOR Unit
MinMax
MinMax
Min
Max
R69
CLKOUT to HRESET high impedance
—
20.00
—
20.00
—
20.00
—
ns
R70
CLKOUT to SRESET high impedance
—
20.00
—
20.00
—
20.00
—
ns
R71
RSTCONF pulse width
340.00
—
515.00
—
425.00
—
17.000
ns
R72
——
———
—
—
R73
Configuration data to HRESET rising
edge set up time
350.00
—
505.00
—
425.00
—
15.000
ns
R74
Configuration data to RSTCONF rising
edge set up time
350.00
—
350.00
—
350.00
—
—
ns
R75
Configuration data hold time after
RSTCONF negation
0.00
—
0.00
—
0.00
—
—
ns
R76
Configuration data hold time after
HRESET negation
0.00
—
0.00
—
0.00
—
—
ns
R77
HRESET and RSTCONF asserted to
data out drive
—
25.00
—
25.00
—
25.00
—
ns
R78
RSTCONF negated to data out high
impedance.
—
25.00
—
25.00
—
25.00
—
ns
R79
CLKOUT of last rising edge before chip
tristates HRESET to data out high
impedance.
—
25.00
—
25.00
—
25.00
—
ns
R80
DSDI, DSCK set up
60.00
—
90.00
—
75.00
—
3.000
ns
R81
DSDI, DSCK hold time
0.00
—
0.00
—
0.00
—
—
ns
R82
SRESET negated to CLKOUT rising
edge for DSDI and DSCK sample
160.00
—
242.00
—
200.00
—
8.000
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com