| Electronic Components Datasheet Search |
|
MPC850 Datasheet(PDF) 55 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC850 Datasheet(HTML) 55 Page - Freescale Semiconductor, Inc |
|
55 / 72 page ![]() MPC850 PowerQUICC™ Integrated Communications Processor Hardware Specifications, Rev. 2 Freescale Semiconductor 55 CPM Electrical Characteristics Figure 53. Ethernet Collision Timing Diagram Figure 54. Ethernet Receive Timing Diagram 134 TENA inactive delay (from TCLKx rising edge) 10.00 50.00 ns 138 CLKOUT low to SDACK asserted 2 — 20.00 ns 139 CLKOUT low to SDACK negated 2 — 20.00 ns 1 The ratios SyncCLK/RCLKx and SyncCLK/TCLKx must be greater or equal to 2/1. 2 SDACK is asserted whenever the SDMA writes the incoming frame destination address into memory. Table 20. Ethernet Timing (continued) Num Characteristic All Frequencies Unit Min Max CLSN(CTSx) 120 (Input) RCLKx 121 RXDx (Input) 121 RENA(CDx) (Input) 125 124 123 127 126 Last Bit 122 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |