Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MPC850 Datasheet(PDF) 52 Page - Freescale Semiconductor, Inc

Part # MPC850
Description  PowerQUICC™ Integrated Communications Processor Hardware Specifications
PDF  72 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC850 Datasheet(HTML) 52 Page - Freescale Semiconductor, Inc

Back Button MPC850 Datasheet HTML 48Page - Freescale Semiconductor, Inc MPC850 Datasheet HTML 49Page - Freescale Semiconductor, Inc MPC850 Datasheet HTML 50Page - Freescale Semiconductor, Inc MPC850 Datasheet HTML 51Page - Freescale Semiconductor, Inc MPC850 Datasheet HTML 52Page - Freescale Semiconductor, Inc MPC850 Datasheet HTML 53Page - Freescale Semiconductor, Inc MPC850 Datasheet HTML 54Page - Freescale Semiconductor, Inc MPC850 Datasheet HTML 55Page - Freescale Semiconductor, Inc MPC850 Datasheet HTML 56Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 72 page
background image
MPC850 PowerQUICC™ Integrated Communications Processor Hardware Specifications, Rev. 2
52
Freescale Semiconductor
CPM Electrical Characteristics
8.6
SCC in NMSI Mode Electrical Specifications
Table 18 provides the NMSI external clock timing.
Table 19 provides the NMSI internal clock timing.
Table 18. NMSI External Clock Timing
Num
Characteristic
All Frequencies
Unit
Min
Max
100
RCLKx and TCLKx frequency 1 (x = 2, 3 for all specs in this
table)
1
The ratios SyncCLK/RCLKx and SyncCLK/TCLKx must be greater than or equal to 2.25/1.
1/SYNCCLK
—
ns
101
RCLKx and TCLKx width low
1/SYNCCLK +5
—
ns
102
RCLKx and TCLKx rise/fall time
—
15.00
ns
103
TXDx active delay (from TCLKx falling edge)
0.00
50.00
ns
104
RTSx active/inactive delay (from TCLKx falling edge)
0.00
50.00
ns
105
CTSx setup time to TCLKx rising edge
5.00
—
ns
106
RXDx setup time to RCLKx rising edge
5.00
—
ns
107
RXDx hold time from RCLKx rising edge 2
2
Also applies to CD and CTS hold time when they are used as an external sync signal.
5.00
—
ns
108
CDx setup time to RCLKx rising edge
5.00
—
ns
Table 19. NMSI Internal Clock Timing
Num
Characteristic
All Frequencies
Unit
Min
Max
100
RCLKx and TCLKx frequency 1 (x = 2, 3 for all specs in this table)
1
The ratios SyncCLK/RCLKx and SyncCLK/TCLK1x must be greater or equal to 3/1.
0.00
SYNCCLK/3
MHz
102
RCLKx and TCLKx rise/fall time
—
—
ns
103
TXDx active delay (from TCLKx falling edge)
0.00
30.00
ns
104
RTSx active/inactive delay (from TCLKx falling edge)
0.00
30.00
ns
105
CTSx setup time to TCLKx rising edge
40.00
—
ns
106
RXDx setup time to RCLKx rising edge
40.00
—
ns
107
RXDx hold time from RCLKx rising edge 2
2
Also applies to CD and CTS hold time when they are used as an external sync signals.
0.00
—
ns
108
CDx setup time to RCLKx rising edge
40.00
—
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com