Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CS42L52 Datasheet(PDF) 45 Page - Cirrus Logic

Part # CS42L52
Description  Low Power, Stereo CODEC w/Headphone & Speaker Amps
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS42L52 Datasheet(HTML) 45 Page - Cirrus Logic

Back Button CS42L52 Datasheet HTML 41Page - Cirrus Logic CS42L52 Datasheet HTML 42Page - Cirrus Logic CS42L52 Datasheet HTML 43Page - Cirrus Logic CS42L52 Datasheet HTML 44Page - Cirrus Logic CS42L52 Datasheet HTML 45Page - Cirrus Logic CS42L52 Datasheet HTML 46Page - Cirrus Logic CS42L52 Datasheet HTML 47Page - Cirrus Logic CS42L52 Datasheet HTML 48Page - Cirrus Logic CS42L52 Datasheet HTML 49Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 82 page
background image
DS680A1
45
CS42L52
6.5.2
Speed Mode
Configures the speed mode of the CODEC in slave mode and sets the appropriate MCLK divide ratio for
LRCK and SCLK in master mode.
Notes:
1. Slave/Master Mode is determined by the M/S bit in “Master/Slave Mode” on page 46.
2. Certain sample and MCLK frequencies require setting the SPEED[1:0] bits, the 32k_GROUP bit
(“32kHz Sample Rate Group” on page 45) and/or the VIDEOCLK bit (“27 MHz Video Clock” on
page 45) and RATIO[1:0] bits (“Internal MCLK/LRCK Ratio” on page 45). Low sample rates may also
affect dynamic range performance in the typical audio band. Refer to the referenced application for
more information.
3. These bits are ignored when the AUTO bit (“Auto-Detect” on page 44) is enabled.
6.5.3
32kHz Sample Rate Group
Specifies whether or not the input/output sample rate is 8 kHz, 16 kHz or 32 kHz.
6.5.4
27 MHz Video Clock
Specifies whether or not the external MCLK frequency is 27 MHz
6.5.5
Internal MCLK/LRCK Ratio
Configures the internal MCLK/LRCK ratio.
SPEED[1:0]
Slave Mode
Master Mode
Serial Port Speed
MCLK/LRCK Ratio
SCLK/LRCK Ratio
00
Double-Speed Mode (DSM - 50 kHz -100 kHz Fs)
512
64
01
Single-Speed Mode (SSM - 4 kHz -50 kHz Fs)
256
64
10
Half-Speed Mode (HSM - 12.5kHz -25 kHz Fs)
128
64
11
Quarter-Speed Mode (QSM - 4 kHz -12.5 kHz Fs)
128
64
Application:
“Serial Port Clocking” on page 34
32kGROUP
8 kHz, 16 kHz or 32 kHz sample rate?
0
No
1Yes
Application:
“Serial Port Clocking” on page 34
VIDEOCLK
27 MHz MCLK?
0
No
1Yes
Application:
“Serial Port Clocking” on page 34
RATIO[1:0]
Internal MCLK Cycles per LRCK
SCLK/LRCK Ratio in Master Mode
00
128
64
01
125
62
10
132
66
11
136
68
Application:
“Serial Port Clocking” on page 34



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com