Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

UPD6P9 Datasheet(PDF) 31 Page - Renesas Technology Corp

Part # UPD6P9
Description  MOS INTEGRATED CIRCUIT
PDF  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

UPD6P9 Datasheet(HTML) 31 Page - Renesas Technology Corp

Back Button UPD6P9 Datasheet HTML 27Page - Renesas Technology Corp UPD6P9 Datasheet HTML 28Page - Renesas Technology Corp UPD6P9 Datasheet HTML 29Page - Renesas Technology Corp UPD6P9 Datasheet HTML 30Page - Renesas Technology Corp UPD6P9 Datasheet HTML 31Page - Renesas Technology Corp UPD6P9 Datasheet HTML 32Page - Renesas Technology Corp UPD6P9 Datasheet HTML 33Page - Renesas Technology Corp UPD6P9 Datasheet HTML 34Page - Renesas Technology Corp UPD6P9 Datasheet HTML 35Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 73 page
background image
29
µPD67, 67A, 68, 68A, 69
Data Sheet U14935EJ2V1DS
Table 5-3. Standby Mode Setup (HALT #b3b2b1b0B) and Release Conditions
Operand Value of
HALT Instruction
Setting Mode
Precondition for Setup
Release Condition
b3
b2
b1
b0
0000
STOP
All KI/O pins are high-level output.
High level is input to at least one
of KI pins.
011
STOP
All KI/O pins are high-level output.
High level is input to at least one
of KI pins.
110
STOPNote 1
The KI/O0 pin is high-level output.
High level is input to at least one
of KI pins.
1
Any of the
STOP
[The following condition is added in addition to the above.]
combinations of
—
High level is input to at least one
b2b1b0 above
of S0, S1 and S2 pinsNote 2.
0/1
101
HALT
—
When the timer’s down counter is 0
Notes 1. When setting HALT #
×110B, configure a key matrix by using the KI/O0 pin and the KI pin so that the
standby mode can be released.
2. At least one of the S0, S1 and S2 pins (the pin used for releasing the standby mode) must be specified
as follows:
S0, S1 pins:
Input mode (specified by bits 0 and 2 of the P4 register)
S2 pin:
Use of STOP mode release enabled (specified by bit 3 of the P4 register)
Cautions 1. The internal reset takes effect when the HALT instruction is executed with an operand value
other than that above or when the precondition has not been satisfied when executing the
HALT instruction.
2. If STOP mode is set when the timer’s down counter is not 0 (timer operating), the system
is placed in STOP mode only after all the 10 bits of the timer’s down counter and the timer
output permit flag are cleared to 0.
3. Write the NOP instruction as the first instruction after STOP mode is released.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com