| Electronic Components Datasheet Search |
|
AMD-K6-2E/233AMZ Datasheet(PDF) 60 Page - Advanced Micro Devices |
|
|
|||||||||||||||||||||||||||||
AMD-K6-2E/233AMZ Datasheet(HTML) 60 Page - Advanced Micro Devices |
|
60 / 332 page ![]() 42 Software Environment Chapter 3 AMD-K6™-2E Processor Data Sheet 22529B/0—January 2000 Preliminary Information Test Register 12 (TR12) Test register 12 provides a method for disabling the L1 caches. Figure 32 shows the format of the TR12 register. Figure 32. Test Register 12 (TR12) Time Stamp Counter With each processor clock cycle, the processor increments the 64-bit time stamp counter (TSC) MSR. Figure 33 shows the format of the TSC register. Figure 33. Time Stamp Counter (TSC) 42 1 0 63 C I 3 Reserved Symbol Description Bit CI Cache Inhibit Bit 3 0 63 TSC |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |