MPC8280 datasheet(335/1386 Pages) FREESCALE

335 / 1386 page

PCI Bridge

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

Freescale Semiconductor

9-27

9.11

Configuration Registers

There are two types of configuration registers in the PCI bridge: PCI-specified and memory-mapped. The

PCI-specified type, referred to as PCI configuration registers, are accessed through PCI configuration

cycles (refer to Section 9.11.2, “PCI Bridge Configuration Registers”). The memory-mapped

configuration registers are placed in the internal memory map of the MPC8280 and are accessed like other

internal registers (refer to Section 9.11.1, “Memory-Mapped Configuration Registers”).

Both the PCI configuration and memory-mapped internal registers of the PCI bridge are intrinsically

little-endian and are described using classic bit-numbering; that is, the lowest memory address contains

the least significant byte of the register and bit 0 is the least-significant bit of the register.

NOTE: Accessing Configuration Registers

For a PCI device to share little-endian (LE) data with the 603e core CPU,

software must byte-swap the data of the configuration register. Refer to

Section 9.11.2.27, “PCI Configuration Register Access in Big-Endian

Mode,” and Section 9.11.2.27.1, “Additional Information on Endianess.”

Also note that reserved bits in the configuration registers are not guaranteed to have predictable values.

Software must preserve the values of reserved bits when writing to a configuration register. Also, when

reading from a configuration register, software should not rely on the value of reserved bits remaining

constant.

NOTE: Accessing PCI Registers in Non-PCI Mode

In non-PCI mode, a 60x bus master should not attempt to access the PCI

memory mapped configuration registers. Doing so will cause the internal

memory space of the MPC8280 to be inaccessible. Any following access to

the internal memory space will not be terminated normally, and can only be

terminated by TEA if the 60x bus monitor is activated. The system can

recover only after a soft reset.

9.11.1

Memory-Mapped Configuration Registers

Table 9-3 describes the memory-mapped configuration registers provided by the PCI bridge. Note that

memory gaps not defined are reserved and should not be accessed.

Table 9-3. Internal Memory Map

Address

(offset)

Access

Reset

Section/Page

0x10430

Outbound interrupt status register (OMISR)

special 0x0000_0000

9.12.3.4.3/9-80

0x10434

Outbound interrupt mask register (OMIMR)

R/W

0x0000_0000

9.12.3.4.4/9-81

0x10440

Inbound FIFO queue port register (IFQPR)

R/W

0x0000_0000 9.12.3.4.1/9-78

0x10444

Outbound FIFO queue port register (OFQPR)

R/W

0x0000_0000

9.12.3.4.2/9-79

0x10450

Inbound message register 0 (IMR0)

R/W

undefined

9.12.1.1/9-67

0x10454

Inbound message register 1 (IMR1)

R/W

undefined

9.12.1.1/9-67

MPC8280 Datasheet(PDF) 335 Page - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 335 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL