Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MPC8280 Datasheet(PDF) 384 Page - Freescale Semiconductor, Inc

Part # MPC8280
Description  PowerQUICC??II Family Reference Manual
PDF  1386 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 384 Page - Freescale Semiconductor, Inc

Back Button MPC8280 Datasheet HTML 380Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 381Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 382Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 383Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 384Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 385Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 386Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 387Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 388Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 384 / 1386 page
background image
PCI Bridge
MPC8280 PowerQUICC II Family Reference Manual, Rev. 1
9-76
Freescale Semiconductor
Free MFAs are picked up by the local processor pointed to by the outbound free_FIFO tail pointer register,
described in Figure 9-70 and Table 9-55. This register is updated by the local processor.
Figure 9-70. Outbound Free_FIFO Tail Pointer Register (OFTPR)
9.12.3.3.2
Outbound Post_FIFO Head Pointer Register (OPHPR) and
Outbound Post_FIFO Tail Pointer Register (OPTPR)
The outbound post FIFO holds MFAs which are posted from the local processor to external processors.
The local processor places messages in the outbound post FIFO by writing to the MFA to OPHPR +
QBAR. The local processor must then advance the OPHPR.
The PCI bridge’s PCI interrupt is generated (INTA) when the FIFO is not empty (head and tail pointers are
not equal). The outbound post queue interrupt bit is set in the outbound interrupt status register. The status
bit is cleared when the head and tail pointers are equal. The interrupt can be masked using the outbound
interrupt mask register.
Table 9-54. OFHPR Field Descriptions
Bits
Name
Description
31–20
QBA
Queue base address. When read returns the contents of QBAR.
19–2
OFHP
Outbound free_FIFO head pointer. Local memory offset of the head pointer of the outbound free
list FIFO.
1–0
—
Reserved, should be cleared.
31
20
19
16
Field
QBA
OFTP
Reset
0000_0000_0000_0000
R/W
R
R/W
Addr
0x104CA
15
21
0
Field
OFTP
—
Reset
0000_0000_0000_0000
R/W
R/W
R
Addr
0x104C8
Table 9-55. OFTPR Field Descriptions
Bits
Name
Description
31–20
QBA
Queue base address. When read returns the contents of QBAR bits 31-20.
19–2
OFTP
Outbound free_FIFO tail pointer. Local memory offset of the tail pointer of the outbound free list
FIFO.
1–0
—
Reserved, should be cleared.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com