MPC8280 datasheet(381/1386 Pages) FREESCALE

381 / 1386 page

PCI Bridge

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

Freescale Semiconductor

9-73

Figure 9-66. Inbound Free_FIFO Tail Pointer Register (IFTPR)

9.12.3.2.2

Inbound Post_FIFO Head Pointer Register (IPHPR) and

Inbound Post_FIFO Tail Pointer Register (IPTPR)

The inbound post FIFO holds MFAs from external PCI masters which are posted to the local processor.

PCI masters, external to the PCI bridge, write to the head of the FIFO by writing the MFA to IFQPR (refer

to Section 9.12.3.4.1, “Inbound FIFO Queue Port Register (IFQPR)”). The I2O unit transfers the MFA to

the location pointed to by the IPHPR. The local address is QBAR + IPHPR.

Once the MFA has been written to the queue in local memory, the PCI bridge’s I2O unit advances the

IPHPR to set up for the next message. This causes an interrupt to be asserted to the local processor. The

inbound post queue interrupt bit in the inbound interrupt status register (IMISR[IPQI]) is set to indicate

this condition (refer to Table 9-62). The local processor acknowledges the message (i.e. MFA) by writing

a one to the appropriate status bit (IMISR[IPQI]) to clear it. The local processor fetches the MFA by

reading the contents of the IPTPR. After the local processor has read the message pointed to by the MFA,

the local processor must advance the IPTPR. Once the processor has completed use of the message, it must

return the message buffer (i.e. MFA) to the inbound free list FIFO.

PCI masters post MFAs to the inbound post list FIFO that is pointed to by the inbound post_FIFO head

pointer register, described in Figure 9-67 and Table 9-52. The PCI writes are addressed to the inbound

queue port. Hardware (in the I2O module) automatically advances the IPHPR after every write.

Field

QBA

IFTP

Reset

0000_0000_0000_0000

R/W

Addr

0x104AA

Field

IFTP

—

Reset

0000_0000_0000_0000

R/W

Addr

0x104A8

Table 9-51. IFTPR Field Descriptions

Bits

Name

Description

31–20

QBA

Queue base address. When read returns the contents of QBAR bits 31-20.

19–2

IFTP

Inbound free_FIFO tail pointer. Local memory offset of the tail pointer of the inbound free list FIFO.

1–0

—

Reserved, should be cleared.

MPC8280 Datasheet(PDF) 381 Page - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 381 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL