Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MPC8280 Datasheet(PDF) 393 Page - Freescale Semiconductor, Inc

Part # MPC8280
Description  PowerQUICC??II Family Reference Manual
PDF  1386 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 393 Page - Freescale Semiconductor, Inc

Back Button MPC8280 Datasheet HTML 389Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 390Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 391Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 392Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 393Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 394Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 395Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 396Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 397Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 393 / 1386 page
background image
PCI Bridge
MPC8280 PowerQUICC II Family Reference Manual, Rev. 1
Freescale Semiconductor
9-85
Table 9-64 describes MUCR fields.
9.12.3.4.8
Queue Base Address Register (QBAR)
This register specifies the beginning of the circular queue structure in local memory. The following QBAR
should be accessed only from the 60x bus and only in agent mode. Accesses while in host mode or from
the PCI bus have undefined results.
Figure 9-80. Queue Base Address Register (QBAR)
Table 9-65 describes QBAR fields.
Table 9-64. MUCR Field Descriptions
Bits
Name
Access
Description
31–6
—
R
Reserved, should be cleared.
5–1
CQS
RW
Circular queue size. CQS refers to each individual queue, not the total size of all four
queues together.
00001 4K entries (16 Kbytes)
00010 8K entries (32 Kbytes)
00100 16K entries (64 Kbytes)
01000 32K entries (128 Kbytes)
10000 64K entries (256 Kbytes)
All others reserved.
0
CQE
RW
Circular queue enable. When set will allow PCI masters to access the inbound and
outbound queue ports. Writes are ignored and reads will return 0xFFFF_FFFF when
this bit is cleared. Normally, this bit is set only if software has initialized all pointers and
configuration registers.
31
20
19
16
Field
QBA
—
Reset
0000_0000_0000_0000
R/W
R/W
Addr
0x104F2
15
0
Field
—
Reset
0000_0000_0000_0000
R/W
R/W
Addr
0x104F0
Table 9-65. QBAR Field Descriptions
Bits
Name
Access
Description
31–20
QBA
RW
Queue base address. Base address of circular queue in local memory. It must be
aligned to a 1Mbyte boundary.
19–0
—
R
Reserved, should be cleared.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com