MPC8280 datasheet(395/1386 Pages) FREESCALE

395 / 1386 page

PCI Bridge

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

Freescale Semiconductor

9-87

The DMA controller supports unaligned transfers for both the source and destination addresses. It gathers

data beginning at the source address and aligns the data accordingly before sending it to the destination

address. The DMA controller assumes that the source and destination addresses are valid PCI or 60x

memory addresses.

All 60x memory read operations are cache line reads (32 bytes); the DMA controller selects the

appropriate/valid data bytes within the cache line when loading its internal queue. Writing to 60x memory

depends on the alignment of the destination address and the size of the transfer. The DMA controller writes

a full cache line whenever possible. Misaligned destination addresses result in sub-transfers of less than a

cache line on the initial and final beats of the transfer; intermediate beats transfer full cache lines.

Configuring a DMA channel for a transfer size of less than 8 bytes in address hold mode (DAHE or SAHE

is set; refer to Section 9.13.1.6.1, “DMA Mode Registers 0–3 (DMAMRx)”) precludes cache line writes.

PCI memory read operations depend on the PRC (PCI read command) field in the mode register, the

alignment of the source address and the size of the transfer. The DMA controller attempts to read a full

cache line whenever possible. Writing to PCI memory depends on the alignment of the destination address

and the size of the transfer.

9.13.1.1

DMA Direct Mode

In direct mode, the DMA controller does not read a chain of descriptors from memory but instead uses the

current parameters in the DMA registers to start a DMA transfer. The DMA transfer finishes after all the

bytes specified in the byte count register have been transferred or an error condition has occurred. Below

are the initialization steps of a DMA transfer in direct mode.

•

Poll the CB (channel busy) bit in the status register to make sure the DMA channel is idle (refer to

Section 9.13.1.6.2, “DMA Status Registers 0–3 (DMASRx)”).

•

Initialize the source, destination and byte count register (refer to Section 9.13.1.6.5, “DMA

Destination Address Registers 0–3 (DMADARx),” and Section 9.13.1.6.6, “DMA Byte Count

Registers 0–3 (DMABCRx)”).

•

Initialize the CTM (channel transfer mode) bit in the mode register (refer to Section 9.13.1.6.1,

“DMA Mode Registers 0–3 (DMAMRx)”) to indicate direct mode. Other control parameters in the

mode register can also be initialized here if necessary.

•

First clear then set the CS (channel start) bit in the mode register to start the DMA transfer.

9.13.1.2

DMA Chaining Mode

In chaining mode, the DMA controller loads descriptors from memory prior to a DMA transfer. The DMA

controller begins the transfer according to the descriptor information loaded for each segment. Once the

current segment is finished, the DMA controller reads the next descriptor from memory and begins another

DMA transfer. The process is finished if the current descriptor is the last one in the chain or an error

condition has occurred. Below are the initialization steps of a DMA transfer in chaining mode.

•

Build a chain of descriptor segments in memory. Refer to the Section 9.13.2, “DMA Segment

Descriptors,” for more information.

•

Poll the CB (channel busy) bit in the status register to make sure the DMA channel is idle.

•

Initialize the current descriptor address register to point to the first descriptor in the chain.

MPC8280 Datasheet(PDF) 395 Page - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 395 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL