MPC8280 datasheet(398/1386 Pages) FREESCALE

398 / 1386 page

PCI Bridge

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

9-90

Freescale Semiconductor

Table 9-66 describes DMAMRx fields.

Table 9-66. DMAMR

x Field Descriptions

Bits

Name

Description

31–24

—

Reserved, should be cleared.

23–21

BWC

Bandwidth control. This field only applies when multiple channels are executing

transfers concurrently. The field determines how many cache lines a given Channel

is allowed to transfer after it is granted access to the

IOS interface and before it

releases the interface to the next channel.

This allows the user to prioritize DMA

Channels.

000 1 cache line

001 2 cache lines

010 4 cache lines

011 8 cache lines

100 16 cache lines

DM_SEN

Direct mode snoop enable. When set allows snooping during direct mode DMA

transactions.

IRQS

Interrupt steer. When set routes all DMA interrupts to PCI bus through INTA. When

clear routes all DMA interrupts to local core.

—

Reserved, should be cleared.

17–16

DAHTS

Destination address hold transfer size. Indicates the transfer size used for each

transaction when DAHE is enabled. The Byte Count Register must be in multiples of

the size, and the Destination Address Register must be aligned based on the size.

00 1 byte

01 2 bytes

10 4 bytes

11 8 bytes

15–14

SAHTS

Source address hold transfer size. Indicates the transfer size used for each

transaction when SAHE is enabled. The Byte Count Register must be in multiples of

the size, and the Source Address Register must be aligned based on the size.

00 1 byte

01 2 bytes

10 4 bytes

11 -8 bytes

DAHE

Destination address hold enable. When set will allow the DMA controller to hold the

destination address constant for every transfer. The size used for transfer is

indicated by DAHTS. Note that hardware supports only aligned transfers for this

feature.

SAHE

Source address hold enable. When set will allow the DMA controller to hold the

source address constant for every transfer. The size used for the transfer is indicated

by SAHTS. Note that hardware supports only aligned transfers for this feature.

11–10

PRC

PCI read command. Indicates the types of PCI read command to use.

00 PCI read

01 PCI read line

10 PCI read multiple

11 Reserved

9–8

—

Reserved, should be cleared.

MPC8280 Datasheet(PDF) 398 Page - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 398 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL