Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MPC8280 Datasheet(PDF) 401 Page - Freescale Semiconductor, Inc

Part # MPC8280
Description  PowerQUICC??II Family Reference Manual
PDF  1386 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 401 Page - Freescale Semiconductor, Inc

Back Button MPC8280 Datasheet HTML 397Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 398Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 399Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 400Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 401Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 402Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 403Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 404Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 405Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 401 / 1386 page
background image
PCI Bridge
MPC8280 PowerQUICC II Family Reference Manual, Rev. 1
Freescale Semiconductor
9-93
Table 9-68 describes DMACDARx fields.
9.13.1.6.4
DMA Source Address Registers 0–3 (DMASAR
x)
The source address register, shown in Figure 9-85, indicates the address where the DMA controller will be
reading data from. This address can be in either PCI memory or 60x memory. The software has to ensure
that this is a valid memory address.
The choice between PCI or 60x is done according to the following rule: If the address hits one of the PCI
outbound windows, then the source data is read from the PCI memory. Otherwise, it is read from the 60x
memory. Refer to Figure 9-13.
Figure 9-85. DMA Source Address Registers 0–3 (DMASAR
x)
Table 9-69 describes DMASARx fields.
Table 9-68. DMACDAR
x Field Descriptions
Bits
Name
Description
31–5
CDA
Current descriptor address. Contains the current descriptor address of the segment
descriptor in memory. It must be aligned on an 8-word boundary.
4
SNEN
Snoop enable. When set will allow snooping on DMA transactions.
3
EOSIE
End-of-segment interrupt enable. When set will generate an interrupt if the current DMA
transfer for the current descriptor is finished.
2–0
—
Reserved, should be cleared.
31
16
Field
SA
Reset
0000_0000_0000_0000
R/W
R/W
Addr
0x10512(DMASAR0); 0x10592 (DMASAR1); 0x10612 (DMASAR2); 0x10692 (DMASAR3)
15
0
Field
SA
Reset
0000_0000_0000_0000
R/W
R/W
Addr
0x10510 (DMASAR0); 0x10590 (DMASAR1); 0x10610 (DMASAR2); 0x10690 (DMASAR3)
Table 9-69. DMASAR
x Field Descriptions
Bit
Name
Description
31–0
SA
Source address of DMA transfer. The content is updated after every DMA read operation.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com