Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MPC8280 Datasheet(PDF) 417 Page - Freescale Semiconductor, Inc

Part # MPC8280
Description  PowerQUICC??II Family Reference Manual
PDF  1386 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 417 Page - Freescale Semiconductor, Inc

Back Button MPC8280 Datasheet HTML 413Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 414Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 415Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 416Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 417Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 418Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 419Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 420Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 421Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 417 / 1386 page
background image
Clocks and Power Control
MPC8280 PowerQUICC II Family Reference Manual, Rev. 1
Freescale Semiconductor
10-7
Note: At both Agent and Host PCI modes, when PCI_MODCK = 0, the ratio of CPM_CLK/PCI_CLK should be calculated from
PCIDF as follows:
CPM_CLK / PCI_CLK = (PCIDF + 1) / 2.
At both Agent and Host PCI modes, when PCI_MODCK = 1, the ratio of CPM_CLK/PCI_CLK should be calculated from
PCIDF as follows:
PCIDF = 3 > CPM_CLK / PCI_CLK = 4
PCIDF = 5 > CPM_CLK / PCI_CLK = 6
PCIDF = 7 > CPM_CLK / PCI_CLK = 8
PCIDF = 9 > CPM_CLK / PCI_CLK = 5
PCIDF = B > CPM_CLK / PCI_CLK = 6
10.5
System Clock Mode Register (SCMR)
The PLL, low power, and reset control register (SCMR), shown in Figure 10-6, hold the parameters
necessary for determining the output clock frequencies. To understand how the interaction of these values,
refer to Section 10.1, “MPC8280 Clock Block Diagram.”
Table 10-3 describes SCMR fields.
02
3
7
8
11
12
15
Field PLLBP
—
CORECNF
BUSDF
CPMDF
Reset
—
00
Refer to Table 10-3
R/W
R
Addr
0x10C88
16
27
28
31
Field
—
PLLMF
Reset
0000_0000_0000
Refer to Table 10-3
R/W
R
Addr
0x10C8A
Figure 10-6. System Clock Mode Register (SCMR)
Table 10-3. SCMR Field Descriptions
Bits
Name
Defaults
Description
PORESET
Hard Reset
0
PLLBP
Config pin1
Unaffected
Reset configuration for PLL bypass.
0 Normal operation
1 Bypass CPM PLL
1–2
—
—
—
Reserved
3–7
CORECNF
Config pins
Unaffected
Core PLL configuration. Refer to Table 10-4 to see how these bits
translate to the actual core PLL multiplication mode.
8–11
BUSDF
Config pins
Unaffected
60x bus division factor.
12–15
CPMDF
Config pins
Unaffected
CPM division factor. This value is always 1.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com