Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MPC8280 Datasheet(PDF) 431 Page - Freescale Semiconductor, Inc

Part # MPC8280
Description  PowerQUICC??II Family Reference Manual
PDF  1386 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 431 Page - Freescale Semiconductor, Inc

Back Button MPC8280 Datasheet HTML 427Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 428Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 429Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 430Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 431Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 432Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 433Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 434Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 435Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 431 / 1386 page
background image
Memory Controller
MPC8280 PowerQUICC II Family Reference Manual, Rev. 1
Freescale Semiconductor
11-11
11.2.13 Partial Data Valid Indication (PSDVAL)
The 60x and local buses have an internal 64-bit data bus. According to the 60x bus specification, TA is
asserted when up to a double word of data is transferred. Because the MPC8280 supports memories with
port sizes smaller than 64 bits, there is a need for partial data valid indication. The memory controller uses
PSDVAL to indicate that data is latched by the memory on write accesses or valid data is present on read
accesses. The quantity of the data depends on the memory port size and the transfer size. The memory
controller accumulates PSDVAL assertions, and when a double word (or the transfer size) is transferred,
the memory controller asserts TA to indicate that a 60x data beat was transferred. Table 11-1 shows the
number of PSDVAL assertions needed for one TA assertion under various circumstances.
Figure 11-5 shows a double-word transfer on 32-bit port size memory.
Figure 11-5. Partial Data Valid for 32-Bit Port Size Memory, Double-Word Transfer
Table 11-1. Number of PSDVAL Assertions Needed for TA Assertion
Port Size
Transfer Size
PSDVAL Assertions
TA Assertions
64
Any
1
1
32
Double word
2
1
32
Word/half word/byte (32-bit aligned)
1
1
16
Double Word
4
1
16
Word
2
1
16
Half/byte
1
1
8
Double word
8
1
8
Word
4
1
8Half
2
1
8Byte
1
1
Clock
External
PSDVAL
Internal
TA
Data Bus
Data Bus
(32 msb)
(32 msb)
Upper 4 bytes
Lower 4 bytes
Internal
Data Bus
(32 lsb)
Upper 4 bytes
Lower 4 bytes



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com