MPC8280 datasheet(439/1386 Pages) FREESCALE

439 / 1386 page

Memory Controller

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

Freescale Semiconductor

11-19

NOTE

GPCM produces a glitch on the BSx lines when the following memory

controller settings are used: SETA = 1, CSNT = 1, ACS = 01, TRLX = 1,

and SCY = 0000.

During a write operation, the BSx are asserted for 3/4 of a cycle, negated for

1/4 of a cycle, and asserted again until the end of the cycle. Therefore, when

the other conditions occur, it is necessary that SCY

≠ 0000.

Figure 11-9 shows ORx as it is formatted for UPM mode.

Table 11-7 describes the ORx fields in UPM mode.

Field

AM...

Reset

0000_0000_0000_00001

R/W

Addr 0x10104 (OR0); 0x1010C (OR1); 0x10114 (OR2); 0x1011C (OR3); 0x10124 (OR4); 0x1012C (OR5); 0x10134

(OR6); 0x1013C (OR7); 0x10144 (OR8); 0x1014C (OR9); 0x10154 (OR10); 0x1015C (OR11)

Field ...AM

—

BCTLD

—

EHTR

—

Reset

0000_0000_0000_00001

R/W

Addr 0x10106 (OR0); 0x1010E (OR1); 0x10116 (OR2); 0x1011E (OR3); 0x10126 (OR4); 0x1012E (OR5); 0x10136

(OR6); 0x1013E (OR7); 0x10146 (OR8); 0x1014E (OR9); 0x10156 (OR10); 0x1015E (OR11)

1 Reset values are for OR0 only. OR1–11 are undefined at reset.

Figure 11-9. OR

x—UPM Mode

Table 11-7. Option Register (OR

x)—UPM Mode

Bits

Name

Description

0–16

Address mask. Provides masking for corresponding BR

x bits. By masking address bits

independently, external devices of different size address ranges can be used. Any clear bit masks

the corresponding address bit. Any set bit causes the corresponding address bit to be used in the

comparison with the address pins. Address mask bits can be set or cleared in any order in the field,

allowing a resource to reside in more than one area of the address map. AM can be read or written

at any time.

17–18

—

Reserved, should be cleared.

BCTLD Data buffer control disable. Disables the assertion of BCTL

x (60x bus) and LWR (local bus) during

an access to the current memory bank. See Section 11.2.7, “Data Buffer Controls (BCTLx and

LWR).”

0BCTL

x and LWR are asserted upon an access to the current memory bank.

1BCTL

x and LWR are not asserted upon an access to the current memory bank.

20–22

—

Reserved, should be cleared.

MPC8280 Datasheet(PDF) 439 Page - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 439 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL