Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MPC8280 Datasheet(PDF) 557 Page - Freescale Semiconductor, Inc

Part # MPC8280
Description  PowerQUICC??II Family Reference Manual
PDF  1386 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 557 Page - Freescale Semiconductor, Inc

Back Button MPC8280 Datasheet HTML 553Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 554Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 555Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 556Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 557Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 558Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 559Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 560Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 561Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 557 / 1386 page
background image
Communications Processor Module Overview
MPC8280 PowerQUICC II Family Reference Manual, Rev. 1
Freescale Semiconductor
14-7
14.3.4
G2_LE Core Interface
The CP communicates with the G2_LE core in several ways:
•
Many parameters are exchanged through the dual-port RAM.
•
The CP can execute special commands issued by the core. These commands should only be issued
in special situations like exceptions or error recovery.
•
The CP generates interrupts through the SIU interrupt controller.
•
The G2_LE core can read the CPM status/event registers at any time.
14.3.5
Peripheral Interface
The CP uses the peripheral bus to communicate with all of its peripherals. Each FCC and each SCC has a
separate receive and transmit FIFOs. The FCC FIFOs are 192 bytes. The SCC FIFOs are 32 bytes. The
SMCs, SPI, and I2C are all double-buffered, creating effective FIFO sizes of two characters.
Table 14-2 shows the order in which the CP handles requests from peripherals from highest to lowest
priority.
NOTE: Emergency Prioritization
Elevation to emergency status (priority 4) is determined on per peripheral
basis and may depend on a peripheral’s mode of operation. Emergency
prioritization among peripherals maintains relative normal prioritization.
For example, simultaneous emergency requests from FCC1 transmit and
MCC2 transmit would be handled in the same order as normal requests
(FCC1 transmit).
Table 14-2. Peripheral Prioritization
Priority
Request
1
Reset in the CPCR or SRESET
2SDMA bus error
3
Commands issued to the CPCR
4
Emergency (from FCCs, MCCs, and SCCs)
5
IDMA[1–4] emulation (default—option 1)1
6
USB receive
7
USB transmit
8
FCC1 receive
9
FCC1 transmit
10
MCC1 receive2
11
MCC2 receive
12
MCC1 transmit2
13
MCC2 transmit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com