MPC8280 datasheet(602/1386 Pages) FREESCALE

602 / 1386 page

Serial Interface with Time-Slot Assigner

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

15-24

Freescale Semiconductor

15.5.3

x RAM Shadow Address Registers (SIxRSR)

The SIx RAM shadow address registers (SIxRSR), shown in Figure 15-18, define the starting addresses of

the shadow section in the SIx RAM for each of the TDM channels.

Figure 15-6 describes SIxRSR fields.

15.5.4

SI Command Register (SI

xCMDR)

The SI command registers (SIxCMDR), shown in Figure 15-19, allow the user to dynamically program the

SIx RAM. When the user sets bits in the SIxCMDR, the SIx switches to the shadow SIx RAM at the end

of the current-route RAM programming frame. For more information about dynamic programming, see

Section 15.4.5, “Static and Dynamic Routing.”

Field

—

SSADA

—

SSADB

—

SSADC

—

SSADD

Reset

0000_0000_0000_0000

R/W

Addr

11B2E (SI1RSR), 11B4E (SI2RSR)

Figure 15-18. SI

x RAM Shadow Address Registers (SIxRSR)

Table 15-6. SI

xRSR Field Descriptions

Bits

Name

Description

0, 4, 8, 12

—

Reserved. Should be cleared.

1–3, 5–7,

9–11,

13–15

SSAD

x Starting bank address for the shadow RAM of TDM a, b, c, or d. Defines the starting bank address

of the shadow SI

x RAM section that belongs to the corresponding TDM channel.

Note: As noted before, the SI

x RAM contain four banks of 64 entries for receive and four banks of

64 entries for transmit.

In spite of the above, the starting bank address of each TDM can be programmed by the user in a

granularity of 32 entries, but the user cannot put two different TDMs on the same bank.

The user can put the shadow RAM section of the same TDM on the same bank.

The last entry of a certain TDM frame is determined by the LST bit in the SI

x RAM entry. The user

must set this bit within the entries of SI

x RAM shadow blocks for every TDM used. That means

before the starting address of the next TDM.

01234567

Field

CSRRA

CSRTA

CSRRB

CSRTB

CSRRC

CSRTC

CSRRD

CSRTD

Reset

0000_0000

R/W

Addr

11B2A (SI1CMDR), 11B4A (SI2CMDR)

Figure 15-19. SI Command Register (SI

xCMDR)

MPC8280 Datasheet(PDF) 602 Page - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 602 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL