Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MPC8280 Datasheet(PDF) 654 Page - Freescale Semiconductor, Inc

Part # MPC8280
Description  PowerQUICC??II Family Reference Manual
PDF  1386 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 654 Page - Freescale Semiconductor, Inc

Back Button MPC8280 Datasheet HTML 650Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 651Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 652Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 653Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 654Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 655Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 656Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 657Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 658Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 654 / 1386 page
background image
SDMA Channels and IDMA Emulation
MPC8280 PowerQUICC II Family Reference Manual, Rev. 1
19-8
Freescale Semiconductor
Figure 19-6 shows an example of the three IDMA transfer stages.
Figure 19-6. Example IDMA Transfer Buffer States for a Memory-to-Memory Transfer
(Size = 128 Bytes)
19.5.1.1
External Request Mode
Memory-to-memory transfers can be configured to operate in external request mode (DCM[ERM] = 1).
In external request mode, every read transfer is triggered by the assertion of DREQ. When the transfer
buffer is full, the first write transfer is done automatically. Additional write transfers, if needed, are
triggered by DREQ assertions. Because at least one of the transfer sizes (STS or DTS) equals SS_MAX,
every DREQ assertion causes one transfer to the smaller (in STS/DTS terms) bus. If STS = DTS, asserting
DREQ triggers one read transfer automatically followed by one write transfer.
NOTE
External request mode does not support external DONE signaling from a
device and DACK signaling from an IDMA channel.
First Phase
after first read
after first write
after second read
after second write
after third read
after third write
Steady-State Phase (2 transfers in this case)
Last Phase
after last read
after last write
Read size = EOB(source) + SS_MAX
Write size = EOB(destination) + SS_MAX
Read size = SS_MAX
Write size = SS_MAX
Read size = remainder data of BD
Write size = all data left
EOB (source)
EOB (destination)
0
32
64
96
128
Read size = SS_MAX
Write size = SS_MAX
Note: After phase 1, less than 32 bytes (a burst) will
remain in the internal buffer.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com