MPC8280 datasheet(659/1386 Pages) FREESCALE

659 / 1386 page

SDMA Channels and IDMA Emulation

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

Freescale Semiconductor

19-13

Additional priority over all serial controllers can be selected by setting DCM[LP]; see Section 19.8.2.1,

“DMA Channel Mode (DCM).”

19.7

IDMA Interface Signals

Each IDMA has three dedicated handshake control signals for transfers involving an external peripheral

device: DMA request (DREQ[1–4]), DMA acknowledge (DACK[1–4]) and DMA done (DONE[1–4]).

DREQx may also be used to control the transfer pace of memory-to-memory transfers.

•DREQx is the external DMA request signal.

•

DACKx is the DMA acknowledge.

•

DONEx marks the end of an IDMA transfer.

The IDMA signals are multiplexed with other internal controller signals at the parallel I/O ports. To enable

the IDMA signals, the corresponding bits in the parallel I/O registers should be set. See Chapter 41,

“Parallel I/O Ports.”

19.7.1

DREQ

x and DACKx

When the peripheral requires IDMA service, it asserts DREQx and the MPC8280 begins the IDMA

process. When the IDMA service is in progress, DACKx is asserted during accesses to the peripheral. A

peripheral must validate the transfer by asserting TA or signal an error by asserting TEA.

If the user programs the memory controller for the peripheral, the MPC8280 asserts TA so that the

peripheral terminates DACKx. Without TA assertion, DACKx could be asserted for only one cycle, and

no data transfer occurs. To avoid peripherals mistaking this as a valid data transfer, DACKx should be

qualified with TA.

NOTE

Programming the parallel ports DREQ pins generates a transition on the

internal DREQ signals. This might cause an IDMA transaction, and, if the

IDMA is not initialized at that time, the IDMA transaction may lock the

CPM. Therefore, do one of the following:

•

Program the parallel ports to be DREQ after initializing the IDMA

registers and parameter RAM.

•

Pull down (pull-up does not help) the DREQ inputs before programming

the parallel port DREQ pins and until after setting the IDMA registers,

or program the IDMA registers for a dummy transaction before

programming the parallel port DREQ pins.

DREQx may be configured as either edge- or level-sensitive by programming the RCCR[DRxM]. When

DREQx is configured as edge-sensitive, RCCR[EDMx] controls whether the request is generated on the

rising or falling edge; see Section 14.3.7, “RISC Controller Configuration Register (RCCR).”

DREQx is sampled at each rising edge of the clock to determine when a valid request is asserted by the

device.

MPC8280 Datasheet(PDF) 659 Page - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 659 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL