| Electronic Components Datasheet Search |
|
MPC8280 Datasheet(PDF) 713 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8280 Datasheet(HTML) 713 Page - Freescale Semiconductor, Inc |
|
713 / 1386 page ![]() SCC UART Mode MPC8280 PowerQUICC II Family Reference Manual, Rev. 1 Freescale Semiconductor 21-7 21.8 Multidrop Systems and Address Recognition In multidrop systems, more than two stations can be on a network, each with a specific address. Figure 21-2 shows two examples of this configuration. Frames made up of many characters can be broadcast as long as the first character is the destination address. The UART frame is extended by one bit to distinguish an address character from standard data characters. Programmed in PSMR[UM], the controller supports the following two multidrop modes: • Automatic multidrop mode—The controller checks the incoming address character and accepts subsequent data only if the address matches one of two user-defined values. The two 16-bit address registers, UADDR1 and UADDR2, support address recognition. Only the lower 8 bits are used so the upper 8 bits should be cleared; for addresses less than 8 bits, unused high-order bits should also be cleared. The incoming address is checked against UADDR1 and UADDR2. When a match occurs, RxBD[AM] indicates whether UADDR1 or UADDR2 matched. • Manual multidrop mode—The controller receives all characters. An address character is always written to a new buffer and can be followed by data characters. User software performs the address comparison. Figure 21-2. Two UART Multidrop Configurations 21.9 Receiving Control Characters The UART receiver can recognize special control characters used in a message-based environment. Eight control characters can be defined in a control character table in the UART parameter RAM. Each incoming character is compared to the table entries using a mask (the received control character mask, RCCM) to strip don’t cares. If a match occurs, the received control character can either be written to the receive buffer or rejected. Tx Rx 1 Tx Rx 2 Tx Rx 3 Tx Rx 4 Tx Rx Tx Rx Tx Rx Tx Rx Slave 2 Slave 3 Slave 1 Master UADDR1 UADDR2 PAODR Choose wired-or operation in the port A open-drain register to allow multiple transmit pins to be directly connected + V R Two 8-bit addresses can be automatically recognized in either configuration + V R |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |