| Electronic Components Datasheet Search |
|
MPC8280 Datasheet(PDF) 804 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8280 Datasheet(HTML) 804 Page - Freescale Semiconductor, Inc |
|
804 / 1386 page ![]() SCC Ethernet Mode MPC8280 PowerQUICC II Family Reference Manual, Rev. 1 25-16 Freescale Semiconductor 25.18 SCC Ethernet Receive BD The Ethernet controller uses the RxBD to report on the received data for each buffer. Table 25-7 describes RxBD status and control fields. 12–14 NIB Number of ignored bits. Determines how soon after RENA assertion the Ethernet controller should begin looking for the start frame delimiter. Typically NIB = 101 (22 bits). 000 Begin searching 13 bits after the assertion of RENA. 001 Begin searching 14 bits after the assertion of RENA. ... 111 Begin searching 24 bits after the assertion of RENA. 15 FDE Full duplex Ethernet. 0 Disable full-duplex Ethernet mode. 1 Enable full-duplex Ethernet mode. Note: When FDE = 1, PSMR[LPB] must be set also. 0123 456 789 10 11 12 13 14 15 Offset + 0 E — WI LF — M — LG NO SH CR OV CL Offset + 2 Data Length Offset + 4 Rx Data Buffer Pointer Offset + 6 Figure 25-6. SCC Ethernet RxBD Table 25-7. SCC Ethernet RxBD Status and Control Field Descriptions Bits Name Description 0E Empty. 0 The buffer is full or stopped receiving data because an error occurred. The core can read or write any fields of this RxBD. The CPM does not use this BD as long as the E bit is zero. 1 The buffer is not full. The CPM controls this BD and its buffer; do not modify this BD. 1 — Reserved, should be cleared. 2 W Wrap (final BD in table). 0 Not the last BD in the table. 1 Last BD in the table. After this buffer is used, the CPM receives incoming data into the first BD that RBASE points to. The number of BDs is determined only by the W bit and overall space constraints of the dual-port RAM. 3 I Interrupt. Note that this bit does not mask SCCE[RXF] interrupts. 0 No SCCE[RXB] interrupt is generated after this buffer is used. 1 SCCE[RXB] or SCCE[RXF] is set when this buffer is used by the Ethernet controller. These two bits can cause interrupts if they are enabled. Table 25-6. PSMR Field Descriptions (continued) Bits Name Description |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |