MPC8280 datasheet(1131/1386 Pages) FREESCALE

1131 / 1386 page

ATM AAL2

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

Freescale Semiconductor

33-25

0x04

—

Reserved, should be cleared during initialization.

0x06

—

0x08

—

0x0A

—

0x0C

—

0x0E

—

0x10

—

0x12

—

0x14

—

0x16

—

0x18

—

CID Mapping

Table Base

Points to the base address of the CID mapping table (see Figure 33-13).

If RCT[MAP] = 0, the pointer contains a dual-port RAM address and only the 16 lsb

(at 0x1A and 0x1B) are relevant. If MAP = 1, the pointer is a full 32-bit address in the

memory space.

0x1C

0–1

—

Reserved, should be cleared during initialization.

2–7

PMT

Performance monitoring table. Assigns one of the available 64 performance

monitoring tables to this VC. The table’s starting address is PMT_BASE+PMT*32.

8–15

TBNR Time

Out CNT

The TBNR Time-Out CNT is a parameter that describes the amount of attempts the

transmitter tries to transmit a packet on a BD ring which is current marked as partially

filled, i.e. waiting for a receiver to finish reception of a packet.

This value will be used internally by the transmitter that is the destination for this

packet and decremeted by the CPM on each attempt. Upon reaching the value 1, the

transmitter will act as if the receiver is stuck in error condition and proceed to the next

BD in the BD ring. This parameter is valid in switch mode only and should be

programmed to a higher value than the ratio between the transmitter rate and the

lowest receiver rate in the BD ring. The 8 bit value is scaled by 4 (setting TBNR

Time-Out CNT =1 yields a value of 4 internally) so that the max number is 1K.

Clearing this field will disable this feature completely

0x1E

0–7

Max_CPS_S

DU_Deliver_

Length

Indicates the maximum size CPS_SDU in bytes that is allowed to be transported on

this channel. This value is compared to the length of each CPS_SDU before it is

delivered, as specified in the ITU-T recommendation I.363.2.

8–13

—

Reserved, should be cleared during initialization.

Receive error mask for AAL2 protocol-specific events. Note that buffer-not-ready, Rx

buffer and Rx frame events are not affected by this mask.

0 Disable AAL2 receive error events.

1 Enable AAL2 error events.

Enable performance monitoring

0 No performance monitoring for this VC.

1 Perform performance monitoring for this VC. Whenever a cell is received by this

VC, the associated performance monitoring table is updated.

Boldfaced entries must be initialized by the user.

Table 33-6. AAL2 Protocol-Specific RCT Field Descriptions (continued)

Offset

Bits

Name 1

Description

MPC8280 Datasheet(PDF) 1131 Page - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 1131 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL