Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ACT8846 Datasheet(PDF) 45 Page - Qorvo, Inc

Part # ACT8846
Description  Advanced PMU for Multi-core Application Processors
PDF  63 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  QORVO [Qorvo, Inc]
Direct Link  https://www.qorvo.com/
Logo QORVO - Qorvo, Inc

ACT8846 Datasheet(HTML) 45 Page - Qorvo, Inc

Back Button ACT8846 Datasheet HTML 41Page - Qorvo, Inc ACT8846 Datasheet HTML 42Page - Qorvo, Inc ACT8846 Datasheet HTML 43Page - Qorvo, Inc ACT8846 Datasheet HTML 44Page - Qorvo, Inc ACT8846 Datasheet HTML 45Page - Qorvo, Inc ACT8846 Datasheet HTML 46Page - Qorvo, Inc ACT8846 Datasheet HTML 47Page - Qorvo, Inc ACT8846 Datasheet HTML 48Page - Qorvo, Inc ACT8846 Datasheet HTML 49Page - Qorvo, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 63 page
background image
ACT8846
Advanced PMU for Multi-core
Application Processors
Data Sheet Rev. 13.0, Nov. 11, 2019 | Subject to change without notice
45 of 63
www.qorvo.com
CMI 108: ACT8846QM108 continued
Shutdown
The processor can turn the IC off with standard I2C commands. Other options for turning off the IC are to pull PWRHLD
low or assert nPBIN low for > 10s.
PWREN
PWREN is intended to be pulled high or low at turnon to configure the IC for different processor configurations.
PWREN should be connected high or low before startup.
When PWREN is logic L, OUT2 is configured off, OUT11 is configured on, and OUT3 is configured for 1.2V.
When PWREN is logic H, OUT2 is configured on, OUT11 is configured off, and OUT3 is configured for 1.125V.
nPBIN
nPBIN must be left floating. It can be used to turn off the processor by asserting nPBIN low for > 10s
NRSTO
nRSTO is gated by OUT9 and has a 40ms delay.
DVS
DVS functionality is only available via I2C.
VSELR2
VSELR2 should be tied to ground. VSELR2 does not have functionality with this CMI option.
GPIO1/2
GPIO1 should be connected directly to OUT13.
GPIO2 should be connected directly to PWREN.
GPIO3/4/5/6
These outputs are off by default but can be enabled via I2C. GPIO3 frequency and duty cycle are 256Hz and 50%.
GPIO4/5/6 frequency and duty cycle are 0.25Hz and 6.25%.
Watchdog
All watchdog functionality is disabled by default.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com