Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ADF4382ABCCZ Datasheet(PDF) 23 Page - Analog Devices

Part # ADF4382ABCCZ
Description  Microwave Wideband Synthesizer with Integrated VCO
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADF4382ABCCZ Datasheet(HTML) 23 Page - Analog Devices

Back Button ADF4382ABCCZ Datasheet HTML 19Page - Analog Devices ADF4382ABCCZ Datasheet HTML 20Page - Analog Devices ADF4382ABCCZ Datasheet HTML 21Page - Analog Devices ADF4382ABCCZ Datasheet HTML 22Page - Analog Devices ADF4382ABCCZ Datasheet HTML 23Page - Analog Devices ADF4382ABCCZ Datasheet HTML 24Page - Analog Devices ADF4382ABCCZ Datasheet HTML 25Page - Analog Devices ADF4382ABCCZ Datasheet HTML 26Page - Analog Devices ADF4382ABCCZ Datasheet HTML 27Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 82 page
background image
Data Sheet
ADF4382A
THEORY OF OPERATION
analog.com
Rev. A | 23 of 82
Table 12. CP Programming
CP_I, Bits[3:0]
ICP (mA)
0
0.79
1
0.99
2
1.19
3
1.38
4
1.59
5
1.98
6
2.39
7
2.79
8
3.18
9
3.97
10
4.77
11
5.57
12
6.33
13
7.91
14
9.51
15
11.1
Charge Pump Test Mode
When the EN_CPTEST bit (Register 0x02E, Bit 2) is set to 1, the
CP_UP and CP_DOWN bits (Bit 1 and Bit 0, respectively) in the
same register can be programmed to force a constant ICP source
or sink current, respectively, on the CP pin. The EN_CPTEST or
CP_UP and CP_DOWN bits must be set to 0 to allow the loop to
lock. These bits can be used as an aid to debug PLL-related issues
during the hardware and software development phase of a project.
For normal operation, set EN_CPTEST, CP_UP, and CP_DOWN to
0.
Table 13. Charge Pump Test Mode
EN_CPTEST
CP_UP CP_DOWN
CP Pin
State
Debug Test
1
0
0
High-Z
VCO open loop
1
1
0
~VV5_CP
Charge pump output
voltage verification
1
0
1
~GND
Charge pump output
voltage verification
0
0
0
Normal
operation
Not applicable
Charge Pump Bleed Current Optimization
A small programmable constant charge pump current, known as
bleed current, can be used to optimize the phase noise and frac-
tional spurious signals in fractional mode, which also changes the
propagation delay (tBLEED) from the REFP and REFN input pins to
the RFOUTP and RFOUTN output pins. In fractional mode, after
setting the bleed current for best performance, the output can be
shifted by using the phase word which is effectively used in the Σ-Δ
modulator (SDM). In integer mode, bleed current can be used to
shift the output in both directions.
To enable the bleed current, set the EN_BLEED bit to 1. When
the BLEED_POL bit is set to 1, a small constant source current is
forced onto the CP pin. When the register BLEED_POL is set to 0,
a small constant sink current is forced onto the CP pin.
The 13-bit bit field BLEED_I (Register 0x01D, Bits[7:0] and Register
0x01E, Bits[4:0]) is used to select the bleed current. This bit field
consists of both a coarse bleed and a find bleed value. The 4 MSBs
are used to calculate the coarse bleed current, and the 9 LSBs are
used to calculate the fine bleed current as shown in the following
equations.
ICOARSE BLEED=COARSE_BLEED×202 µA (31)
IFINE BLEED=FINE_BLEED×567 nA (32)
ITOTAL BLEED= ICOARSE BLEED+IFINEBLEED (33)
The propagation delay of the output frequency corresponds to the
ITOTAL BLEED as follows:
tBLEED= ITOTAL BLEED
ICP
×tPFD
(34)
where:
ICOARSE BLEED is the coarse bleed current.
COARSE_BLEED represents the 4 upper MSBs of the BLEED_I bit
field.
IFINE BLEED is the fine bleed current.
FINE_BLEED represents the lower 9 LSBs of the BLEED_I bit field.
ICP is the charge pump current value selected.
Bleed Current Modes
The ADF4382A spurious performance can be optimized by pro-
gramming tBLEED setting based on the frequency of operation. The
recommended tBLEED for the RFOUT frequency of operation for
each of the SDM modes are shown in Table 14.
To calculate the required BLEED_I setting required for a specific
tBLEED with the bleed current refer to Charge Pump Bleed Current
Optimization section. Figure 46 provides a quick reference for delay
step sizes for different charge pump settings and fFPD frequencies.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com