STM32L4S5AI datasheet(215/275 Pages) STMICROELECTRONICS

215 / 275 page

DocID030322 Rev 2

215/275

STM32L4S5xx, STM32L4S7xx and STM32L4S9xx

Electrical characteristics

250

6.3.30

Communication interfaces characteristics

I2C interface characteristics

The I2C interface meets the timings requirements of the I2C-bus specification and user

manual rev. 03 for:

•

Standard-mode (Sm): with a bit rate up to 100 kbit/s

•

Fast-mode (Fm): with a bit rate up to 400 kbit/s

•

Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s.

The I2C timings requirements are guaranteed by design when the I2C peripheral is properly

configured (refer to RM0351 reference manual).

The SDA and SCL I/O requirements are met with the following restrictions: the SDA and

SCL I/O pins are not “true” open-drain. When configured as open-drain, the PMOS

connected between the I/O pin and VDDIOx is disabled, but is still present. Only FT_f I/O pins

support Fm+ low level output current maximum requirement. Refer to Section 6.3.17: I/O

port characteristics for the I2C I/Os characteristics.

All I2C SDA and SCL I/Os embed an analog filter. Refer to Table 91 below for the analog

filter characteristics:

Table 91. I2C analog filter characteristics(1)

1. Guaranteed by design.

Symbol

Parameter

Min

Max

Unit

tAF

Maximum pulse width of spikes that

are suppressed by the analog filter

50(2)

2. Spikes with widths below tAF(min) are filtered.

260(3)

3. Spikes with widths above tAF(max) are not filtered

STM32L4S5AI Datasheet(PDF) 215 Page - STMicroelectronics