Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

STA339BW Datasheet(PDF) 51 Page - STMicroelectronics

Part # STA339BW
Description  2.1-channel high-efficiency digital audio system
PDF  78 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STA339BW Datasheet(HTML) 51 Page - STMicroelectronics

Back Button STA339BW Datasheet HTML 47Page - STMicroelectronics STA339BW Datasheet HTML 48Page - STMicroelectronics STA339BW Datasheet HTML 49Page - STMicroelectronics STA339BW Datasheet HTML 50Page - STMicroelectronics STA339BW Datasheet HTML 51Page - STMicroelectronics STA339BW Datasheet HTML 52Page - STMicroelectronics STA339BW Datasheet HTML 53Page - STMicroelectronics STA339BW Datasheet HTML 54Page - STMicroelectronics STA339BW Datasheet HTML 55Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 51 / 78 page
background image
DocID15251 Rev 8
51/78
STA339BW
Register description
78
7.9.3
Volume bypass
Each channel contains an individual channel volume bypass. If a particular channel has
volume bypassed via the CxVBP = 1 register then only the channel volume setting for that
particular channel affects the volume setting, the master volume setting will not affect that
channel.
7.9.4
Binary output enable registers
Each individual channel output can be set to output a binary PWM stream. In this mode
output A of a channel is considered the positive output and output B is negative inverse.
7.9.5
Limiter select
Limiter selection can be made on a per-channel basis according to the channel limiter select
bits.
.
7.9.6
Output mapping
Output mapping can be performed on a per channel basis according to the CxOM channel
output mapping bits. Each input into the output configuration engine can receive data from
any of the three processing channel outputs.
.
Table 62. EQ bypass
CxEQBP
Mode
0
Perform EQ on channel x - normal operation
1
Bypass EQ on channel x
Table 63. Binary output enable registers
CxBO
Mode
0
FFX 3-state output - normal operation
1
Binary output
Table 64. Channel limiter mapping as a function of CxLS bits
CxLS[1:0]
Channel limiter mapping
00
Channel has limiting disabled
01
Channel is mapped to limiter #1
10
Channel is mapped to limiter #2
Table 65. Channel output mapping as a function of CxOM bits
CxOM[1:0]
Channel x output source from
00
Channel1
01
Channel 2
10
Channel 3



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com