STA339BW datasheet(65/78 Pages) STMICROELECTRONICS

65 / 78 page

DocID15251 Rev 8

65/78

STA339BW

7.15

Fault detect recovery constant registers (addr 0x2B - 0x2C)

FDRC bits specify the 16-bit fault detect recovery time delay. When FAULT is asserted, the

TRISTATE output is immediately asserted low and held low for the time period specified by

this constant. A constant value of 0x0001 in this register is approximately 0.083 ms. The

default value of 0x000C gives approximately 0.1 ms.

7.16

Device status register (addr 0x2D)

This read-only register provides fault- and thermal-warning status information from the

power control block. Logic value 1 for faults or warning means normal state. Logic 0 means

a fault or warning has been detected on the power bridge. The PLLUL = 1 means that the

PLL is not locked.

FDRC15

FDRC14

FDRC13

FDRC12

FDRC11

FDRC10

FDRC9

FDRC8

00000000

FDRC7

FDRC6

FDRC5

FDRC4

FDRC3

FDRC2

FDRC1

FDRC0

00001100

PLLUL

FAULT

UVFAULT

OVFAULT

OCFAULT

OCWARN

TFAULT

TWARN

Table 74. Status register bits

Bit

R/W

RST

Name

Description

PLLUL

PLL locked

1: PLL not locked

FAULT

0: fault detected on power bridge

1: normal operation

UVFAULT

0: VCCxX internally detected

1: undervoltage threshold

OVFAULT

0: VCCxX internally detected

1: overvoltage threshold

OCFAULT

0: overcurrent fault detected

OCWARN

0: overcurrent warning

TFAULT

0: thermal fault, junction temperature over limit

TWARN

0: thermal warning, junction temperature is close to

fault condition

STA339BW Datasheet(PDF) 65 Page - STMicroelectronics

STA339BW Datasheet(HTML) 65 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78

Datasheet Download

Link URL