STA339BW datasheet(59/78 Pages) STMICROELECTRONICS

59 / 78 page

DocID15251 Rev 8

59/78

STA339BW

7.12.12

Coefficient a2 data register bits 15:8

7.12.13

Coefficient a2 data register bits 7:0

7.12.14

Coefficient b0 data register bits 23:16

7.12.15

Coefficient b0 data register bits 15:8

7.12.16

Coefficient b0 data register bits 7:0

7.12.17

Coefficient write/read control register

Coefficients for user-defined EQ, mixing, scaling, and bass management are handled

internally in the STA339BW via RAM. Access to this RAM is available to the user via an I2C

coefficient base address, five sets of three store the values of the 24-bit coefficients to be

written or that were read, and one contains bits used to control the write/read of the

coefficient(s) to/from RAM.

Three different RAM banks are embedded in STA339BW. The three banks are managed in

paging mode using EQCFG register bits. They can be used to store different EQ settings.

For speaker frequency compensation, a sampling frequency independent EQ must be

implemented. Computing three different coefficients set for 32 kHz, 44.1kHz, 48 kHz and

downloading them into the three RAM banks, it is possible to select the suitable RAM block

depending from the incoming frequency with a simple I2C write operation on register 0x31.

C4B15

C4B14

C4B13

C4B12

C4B11

C4B10

C4B9

C4B8

00000000

C4B7

C4B6

C4B5

C4B4

C4B3

C4B2

C4B1

C4B0

00000000

C5B23

C5B22

C5B21

C5B20

C5B19

C5B18

C5B17

C5B16

00000000

C5B15

C5B14

C5B13

C5B12

C5B11

C5B10

C5B9

C5B8

00000000

C5B7

C5B6

C5B5

C5B4

C5B3

C5B2

C5B1

C5B0

00000000

Reserved

000

STA339BW Datasheet(PDF) 59 Page - STMicroelectronics

STA339BW Datasheet(HTML) 59 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78

Datasheet Download

Link URL