| Electronic Components Datasheet Search |
|
L99PM72PXP Datasheet(PDF) 46 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L99PM72PXP Datasheet(HTML) 46 Page - STMicroelectronics |
|
46 / 128 page ![]() Protection and diagnosis L99PM72PXP 46/128 Doc ID 023553 Rev 3 The PWM 1/3 channels start a PWM period with the ON phase, while the PWM 2/4 channels start with the OFF phase. In this way it is possible to use the 4 PWM channels in a phase shifted way. The picture below shows this feature with a duty cycle of 25% for both PWM channels. Figure 24. Phase shifted PWM 3.4 Low side driver outputs REL1, REL2 The outputs REL1, REL2 (RDSon =2 typ. @25 C) are specially designed to drive relay loads. The outputs provide an active output zener clamping (45 V typ.) feature for the demagnetization of the relay coil, even though a load dump condition exists. For Fail_safe reasons the relay drivers are linked with the fail safe operation: In case of entering the Fail Safe Mode, the relay drivers switch off and the SPI control bits are set to default (i.e. driver is off). The low side drivers switch off in case of: ● VS overvoltage and undervoltage ● Overcurrent ● Overtemperature with pre warning OUT3 PWM 3 - OUT4 PWM 4 Timer 2 OUTHS PWM 3 / PWM 4 Timer 1 / Timer 2 Table 8. PWM configuration for high-side outputs (continued) High side output PWM channel Internal timer |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |