Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

L99PM72PXP Datasheet(PDF) 77 Page - STMicroelectronics

Part # L99PM72PXP
Description  Advanced power management system IC with embedded LIN and high speed CAN transceiver supporting CAN Partial Networking
PDF  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L99PM72PXP Datasheet(HTML) 77 Page - STMicroelectronics

Back Button L99PM72PXP Datasheet HTML 73Page - STMicroelectronics L99PM72PXP Datasheet HTML 74Page - STMicroelectronics L99PM72PXP Datasheet HTML 75Page - STMicroelectronics L99PM72PXP Datasheet HTML 76Page - STMicroelectronics L99PM72PXP Datasheet HTML 77Page - STMicroelectronics L99PM72PXP Datasheet HTML 78Page - STMicroelectronics L99PM72PXP Datasheet HTML 79Page - STMicroelectronics L99PM72PXP Datasheet HTML 80Page - STMicroelectronics L99PM72PXP Datasheet HTML 81Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 77 / 128 page
background image
L99PM72PXP
ST SPI
Doc ID 023553 Rev 3
77/128
6.1.2
Operating code definition
The <Write Mode> <Read Mode> and <Read and Clear Status> operations allow access to
the RAM of the device, i. e. to write to control registers or read status information.
A <Read and Clear Status> operation addressed to a device specific status register reads
back and subsequently clear this status register.
A <Read and Clear Status> operation with address 3FH clears all status registers (including
the Global Status Register). Configuration Register is read by this operation.
<Read Device Information> allows access to the ROM area which contains device related
information such as the product family, product name, silicon version, register width and
availability of a watchdog.
More detailed descriptions of the Device Information are available in ‘Read Device
Information’.
6.1.3
Global Status Register
6.1.4
Configuration register(f)
The <Configuration> register is accessible at RAM address 3FH.
For the Config Register, the 8 bits are located in the low byte (LSB).
The Configuration Register is implemented for compliance purpose to ST SPI Standard.
<WD Trigger>: This Bit is reserved to serve the watchdog.
Table 45.
Operating code definition
OC1
OC0
Meaning
0
0
<Write Mode>
0
1
<Read Mode>
1
0
<Read and Clear Status>
1
1
<Read Device Information>
Table 46.
Global status register
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Global error
flag (GEF)
Comm
error
Not (chip reset
OR comm error)
TSD2
TSD1
V1 Fail
VS Fail
(OV/UV)
Fail
safe
f.
See Section 6.2 for details.
Table 47.
Configuration register
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
00
00
00
0
WD trigger



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com