 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
XIO2001IZWS.B Datasheet(PDF) 67 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
XIO2001IZWS.B Datasheet(HTML) 67 Page - Texas Instruments |
|
|
67 / 145 page  8.4.51 Device Control Register The device control register controls PCI Express device specific parameters. See Table 8-36 for a complete description of the register contents. PCI register offset: 78h Register type: Read-only, Read/Write Default value: 2000h BIT NUMBER 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RESET STATE 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 Table 8-36. Device Control Register Description BIT FIELD NAME ACCESS DESCRIPTION 15 CFG_RTRY_ENB RW Configuration retry status enable. When this read/write bit is set to 1b, the bridge returns a completion with completion retry status on PCI Express if a configuration transaction forwarded to the secondary interface did not complete within the implementation specific time- out period. When this bit is set to 0b, the bridge does not generate completions with completion retry status on behalf of configuration transactions. The default value of this bit is 0b. 14:12 MRRS RW Maximum read request size. This field is programmed by host software to set the maximum size of a read request that the bridge can generate. The bridge uses this field to determine how much data to fetch on a read request. This field is encoded as: 000 = 128B 001 = 256B 010 = 512B (default) 011 = 1024B 100 = 2048B 101 = 4096B 110 = Reserved 111 = Reserved 11 ENS R Enable no snoop. This bit is hardwired to 0 since this device never sets the No Snoop attribute in transactions that it initiates. 10 APPE RW Auxiliary power PM enable. This bit has no effect in the bridge. 0 = AUX power is disabled (default) 1 = AUX power is enabled 9 PFE R Phantom function enable. Since the bridge does not support phantom functions, this bit is read-only 0b. 8 ETFE R Extended tag field enable. Since the bridge does not support extended tags, this bit is read- only 0b. 7:5 MPS RW Maximum payload size. This field is programmed by host software to set the maximum size of posted writes or read completions that the bridge can initiate. This field is encoded as: 000 = 128B (default) 001 = 256B 010 = 512B 011 = 1024B 100 = 2048B 101 = 4096B 110 = Reserved 111 = Reserved 4 ERO R Enable relaxed ordering. Since the bridge does not support relaxed ordering, this bit is read- only 0b. 3 URRE RW Unsupported request reporting enable. If this bit is set, then the bridge sends an ERR_NONFATAL message to the root complex when an unsupported request is received. 0 = Do not report unsupported requests to the root complex (default) 1 = Report unsupported requests to the root complex www.ti.com XIO2001 SCPS212J – MAY 2009 – REVISED JANUARY 2021 Copyright © 2021 Texas Instruments Incorporated Submit Document Feedback 67 Product Folder Links: XIO2001 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
